



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MPC5674F



TEPBGA-416
27mm x 27mm



TEPBGA-516
27mm x 27mm



TEPBGA-324
23mm x 23mm

MPC5674F Microcontroller Data Sheet

Covers: MPC5674F and MPC5673F

- Dual issue, 32-bit CPU core complex (e200z7)
 - Compliant with the Power Architecture® embedded category
 - 16 KB I-Cache and 16 KB D-Cache
 - Includes an instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code size footprint reduction
 - Includes signal processing extension (SPE2) instruction support for digital signal processing (DSP) and single-precision floating point operations
- 4 MB on-chip flash
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 256 KB on-chip general-purpose SRAM including 32 KB of standby RAM
- Two direct memory access controller (eDMA2) blocks
 - One supporting 64 channels
 - One supporting 32 channels
- Interrupt controller (INTC)
- Frequency modulated phase-locked loop (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, flash, or RAM from multiple bus masters
- External bus interface (EBI) for calibration and application development (not available on all packages)
- System integration unit (SIU)
- Error correction status module (ECSM)
- Boot assist module (BAM) supports serial bootload via CAN or SCI
- Two second-generation enhanced time processor units (eTPU2) that share code and data RAM.
 - 32 standard channels per eTPU2
 - 24 KB code RAM
 - 6 KB parameter (data) RAM
- Enhanced modular input output system supporting 32 unified channels (eMIOS) with each channel capable of

single action, double action, pulse width modulation (PWM) and modulus counter operation

- Four enhanced queued analog-to-digital converters (eQADC)
 - Support for 64 analog channels
 - Includes one absolute reference ADC channel
 - Includes eight decimation filters
- Four deserial serial peripheral interface (DSPI) modules
- Three enhanced serial communication interface (eSCI) modules
- Four controller area network (FlexCAN) modules
- Dual-channel FlexRay controller
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003/5001-2008 standard
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- On-chip voltage regulator controller regulates supply voltage down to 1.2 V for core logic

Table of Contents


1	Ordering Information.....	3
1.1	Orderable Parts.....	3
1.2	MPC567xF Family Differences	4
2	MPC5674F Blocks	5
2.1	Block Diagram.....	5
3	Pin Assignments.....	5
3.1	324-ball TEPBGA Pin Assignments	6
3.2	416-ball TEPBGA Pin Assignments	9
3.3	516-ball TEPBGA Pin Assignments	14
3.4	Signal Properties and Muxing.....	19
4	Electrical Characteristics	20
4.1	Maximum Ratings	20
4.2	Thermal Characteristics	21
4.2.1	General Notes for Specifications at Maximum Junction Temperature	23
4.3	EMI (Electromagnetic Interference) Characteristics	24
4.4	ESD Characteristics	25
4.5	PMC/POR/LVI Electrical Specifications	25
4.6	Power Up/Down Sequencing	29
4.6.1	Power-Up.....	29
4.6.2	Power-Down	30
4.6.3	Power Sequencing and POR Dependent on V_{DDA} 30	
4.7	DC Electrical Specifications	30
4.7.1	I/O Pad Current Specifications	33
4.7.2	LVDS Pad Specifications	35
4.8	Oscillator and FMPLL Electrical Characteristics	35
4.9	eQADC Electrical Characteristics	37
4.9.1	ADC Internal Resource Measurements	39
4.10	C90 Flash Memory Electrical Characteristics	40
4.11	AC Specifications.....	42
4.11.1	Clocking	42
4.11.2	Pad AC Specifications	44
4.12	AC Timing	45
4.12.1	Generic Timing Diagrams.....	45
4.12.2	Reset and Configuration Pin Timing.....	46
4.12.3	IEEE 1149.1 Interface Timing.....	47
4.12.4	Nexus Timing	50
4.12.5	External Bus Interface (EBI) Timing.....	53
4.12.6	External Interrupt Timing (IRQ Pin)	57
4.12.7	eTPU Timing	57
4.12.8	eMIOS Timing	58
4.12.9	DSPI Timing	59
5	Package Information	65
5.1	324-Pin Package	66
5.2	416-Pin Package	68
5.3	516-Pin Package	70
6	Product Documentation.....	72
Appendix A	Signal Properties and Muxing	73
Appendix B	Revision History	127

1 Ordering Information

1.1 Orderable Parts

Figure 1 and Table 1 describe and list the orderable part numbers for the MPC5674F.

Note: Not all options are available on all devices. Refer to Table 1.



Temperature Range
M = -40 °C to 125 °C

Package Identifier
VZ = 324 BGA Pb-free
VR = 416 BGA Pb-free
VY = 516 BGA Pb-free
VV = 516 BGA SnPb

Operating Frequency
2 = 200 MHz
3 = 264 MHz

Tape and Reel Status
R = Tape and reel
(blank) = Trays

Qualification Status
P = Pre qualification
M = Fully spec. qualified, general market flow
S = Fully spec. qualified, automotive flow

Revision of Silicon
3 = Rev 3

Fab Revision ID
F = ATMC

Figure 1. MPC5674F Orderable Part Number Description

Table 1. Orderable Part Numbers

Freescale Part Number	Package Description	Speed (MHz) ¹		Operating Temperature ²	
		Nominal	Max ³ (f_{MAX})	Min (T_L)	Max (T_H)
SPC5673FF3MVR3	416 PBGA, no EBI, Pb-free	264	270	-40 °C	125 °C
SPC5673FF3MVY3	516 PBGA, w/EBI, Pb-free	264	270	-40 °C	125 °C
SPC5673FF3MVV2	516 PBGA, w/EBI, SnPb	264	270	-40 °C	125 °C
SPC5674FF3MVR3	416 PBGA, no EBI, Pb-free	264	270	-40 °C	125 °C
SPC5673FF3MVY2	516 PBGA, w/EBI, Pb-free	200	200	-40 °C	125 °C
SPC5674FF3MVY3	516 PBGA, w/EBI, Pb-free	264	270	-40 °C	125 °C
SPC5674FF3MVV3	516 PBGA, w/EBI, SnPb	264	270	-40 °C	125 °C
SPC5674FF3MVZ2	324 PBGA, no EBI, Pb-free	200	200	-40 °C	125 °C

¹ For the operating mode frequency of various blocks on the device, see Table 27.

² The lowest ambient operating temperature is referenced by T_L ; the highest ambient operating temperature is referenced by T_H .

³ Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 MHz system clock + 2% FM.

1.2 MPC567xF Family Differences

Table 2 lists the differences between the MPC567xF devices. Refer to the *MPC5674F Reference Manual* for a full feature list and comparison.

Table 2. MPC567xF Family Differences

Feature	MPC5674F	MPC5674F	MPC5673F	MPC5673F
Package	416 BGA 516 BGA	324 BGA	416 BGA 516 BGA	324 BGA
Flash	4 MB	4 MB	3 MB	3 MB
SRAM	256 KB	256 KB	192 KB	192 KB
External bus	Yes (516 BGA only)	No	Yes (516 BGA only)	No
Serial	3	2	3	2
eSCI_A	Yes	Yes	Yes	Yes
eSCI_B	Yes	Yes	Yes	Yes
eSCI_C	Yes	No	Yes	No
SPI	4	3	4	3
DSPI_A	Yes	No	Yes	No
DSPI_B	Yes	Yes	Yes	Yes
DSPI_C	Yes	Yes	Yes	Yes
DSPI_D	Yes	Yes	Yes	Yes
eMIOS	32 channel	22 channel	32 channel	22 channel
eTPU2	64 channel	47 channel	64 channel	47 channel
eTPU_A	Yes (32 ch)	Yes (26 ch)	Yes	Yes (26 ch)
eTPU_B	Yes (32 ch)	Yes (21 ch, no TCRCLK)	Yes	Yes (21 ch, no TCRCLK)
ADC	64 channel	48 channel	64 channel	48 channel
eQADC_A	Yes (64 ch) ¹	Yes (24 ch)	Yes (64 ch) ¹	Yes (24 ch)
eQADC_B		Yes (24 ch)		Yes (24 ch)

¹ There are two pairs of 24 channels plus 16 shared channels. This gives 64 channels total: 40 per ADC (since 16 are shared).

2 MPC5674F Blocks

2.1 Block Diagram

Figure 2 shows a top-level block diagram of the MPC5674F device.




Figure 2. Block Diagram

3 Pin Assignments

The figures in this section show the primary pin function. For the full signal properties and muxing table, see [Appendix A, Signal Properties and Muxing](#).

Pin Assignments

3.1 324-ball TEPBGA Pin Assignments

Figure 3 shows the 324-ball TEPBGA pin assignments. The same information is shown in Figure 4 through Figure 5.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
A	VSS	VDD	RSTOUT	ANAO	ANA1	ANA4	ANA5	ANA15	VDDA_A0	VRH_A	VRL_A	REF-BYPCB1	VDDA_B0	REF-BYPCB1	VRL_B	VRH_B	ANB2	ANB3	ANB6	ANB7	ANB22	VSS	A
B	VDDEH1	VSS	VDD	TEST	ANA2	ANA3	ANA6	ANA7	VDDA_A0	VSSA_A1	REF-BYPCA	REF-BYPCB	VDDA_B1	VSSA_B0	ANB0	ANB1	ANB4	ANB5	ANB19	ANB23	VSS	TCRCLKC	B
C	ETPUA21	ETPUA26	VSS	VDD	ANA8	ANA10	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	ANB10	ANB9	ANB11	ANB12	ANB14	ANB16	ANB20	VSS	ETPUC0	VDDEH7	C
D	ETPUA23	ETPUA25	ETPUA31	VSS	VDD	ANA11	ANA12	ANA14	ANA16	ANA18	ANA20	ANA22	ANB8	ANB13	ANB15	ANB17	ANB18	ANB21	VSS	ETPUC1	ETPUC3	ETPUC2	D
E	ETPUA20	ETPUA22	ETPUA24	ETPUA30															ETPUC5	ETPUC10	ETPUC11	ETPUC4	E
F	ETPUA13	ETPUA14	ETPUA15	ETPUA27															ETPUC12	ETPUC14	ETPUC13	ETPUC9	F
G	ETPUA10	ETPUA11	ETPUA12	ETPUA17															ETPUC20	ETPUC18	ETPUC19	ETPUC17	G
H	ETPUA5	ETPUA6	ETPUA9	ETPUA16															VDDEH7	ETPUC23	ETPUC22	ETPUC21	H
J	ETPUA1	ETPUA2	ETPUA3	ETPUA4					VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ETPUC27	ETPUC28	ETPUC26	ETPUC24	J
K	TCRCLKA	ETPUA0	VDD	VSTBY					VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ETPUC31	ETPUC30	ETPUC29	ETPUC25	K
L	BOOT-CFG1	PLLCFG1	PLLCFG2	VDDEH1					VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ETPUB12	ETPUB13	ETPUB14	VDDEH7	L
M	JCOMP	RESET	PLLCFG0	RDY					VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ETPUB7	ETPUB10	ETPUB11	ETPUB9	M
N	VDDE2	MCKO	MSE01	EVTI					VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ETPUB0	VDDEH6	ETPUB8	ETPUB6	N
P	EVT0	MSE00	MDO00	MDO01					VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	TCRCLKB	ETPUB16	ETPUB5	ETPUB4	P
R	MDO02	MDO03	MDO04	MDO05															ETPUB1	ETPUB17	ETPUB3	ETPUB2	R
T	MDO06	MDO07	MDO08	VDDE2															ETPUB19	ETPUB18	VDDEH6	REGCTL	T
U	MDO09	MDO10	MDO11	MDO15															ETPUB31	ETPUB30	VDDREG	VSSSYN	U
V	MDO12	VDDE2	MDO14	VDD33_2															VDD	REGSEL	VSSFL	EXTAL	V
W	TDO	MDO13	TMS	VSS	VDD	VDDE2	PCSB2	VDDEH4	VDD	EMIOS8	EMIOS9	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNTXC	CNRXC	CNRXB	VSS	VDD	VDD33_3	XTAL	W
Y	TCK	TDI	VSS	VDD	FR_A_TX	FR_B_TX	SCKA	SCKB	PCSB0	EMIOS2	EMIOS5	EMIOS14	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNRXD	VSS	VDD	VDDSYN	Y
AA	ENGCLK	VSS	VDD	FR_A_RX	FR_B_RX	PCSA5	SINA	SINB	EMIOS0	EMIOS3	EMIOS10	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS28	EMIOS29	CNRXA	SCKC	SINC	VSS	VDD	AA
AB	VSS	VDD	FR_A_TX_EN	VDDE2	FR_B_TX_EN	PCSA0	SOUTA	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	EMIOS12	EMIOS16	EMIOS20	EMIOS24	CNTXA	SOUTC	PCSC0	VDDEH4	CNTXD	VSS	AB
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	

Figure 3. MPC5674F 324-ball TEPBGA (full diagram)

	1	2	3	4	5	6	7	8	9	10	11	
A	VSS	VDD	RSTOUT	ANA0	ANA1	ANA4	ANA5	ANA15	VDDA_A0	VRH_A	VRL_A	A
B	VDDEH1	VSS	VDD	TEST	ANA2	ANA3	ANA6	ANA7	VDDA_A0	VSSA_A1	REF-BYPCA	B
C	ETPUA21	ETPUA26	VSS	VDD	ANA8	ANA10	ANA9	ANA13	ANA17	ANA19	ANA21	C
D	ETPUA23	ETPUA25	ETPUA31	VSS	VDD	ANA11	ANA12	ANA14	ANA16	ANA18	ANA20	D
E	ETPUA20	ETPUA22	ETPUA24	ETPUA30								
F	ETPUA13	ETPUA14	ETPUA15	ETPUA27								
G	ETPUA10	ETPUA11	ETPUA12	ETPUA17								
H	ETPUA5	ETPUA6	ETPUA9	ETPUA16								
J	ETPUA1	ETPUA2	ETPUA3	ETPUA4					VSS	VSS	VSS	J
K	TCRCLKA	ETPUA0	VDD	VSTBY					VSS	VSS	VSS	K
L	BOOT-CFG1	PLLCFG1	PLLCFG2	VDDEH1					VSS	VSS	VSS	L
M	JCOMP	RESET	PLLCFG0	RDY					VDDE2	VSS	VSS	M
N	VDDE2	MCKO	MSEO1	EVTI					VDDE2	VDDE2	VSS	N
P	EVTO	MSEO0	MDO0	MDO1					VDDE2	VDDE2	VSS	P
R	MDO2	MDO3	MDO4	MDO5								
T	MDO6	MDO7	MDO8	VDDE2								
U	MDO9	MDO10	MDO11	MDO15								
V	MDO12	VDDE2	MDO14	VDD33_2								
W	TDO	MDO13	TMS	VSS	VDD	VDDE2	PCSB2	VDDEH4	VDD	EMIOS8	EMIOS9	W
Y	TCK	TDI	VSS	VDD	FR_A_TX	FR_B_TX	SCKA	SCKB	PCSB0	EMIOS2	EMIOS5	Y
AA	ENGCLK	VSS	VDD	FR_A_RX	FR_B_RX	PCSA5	SINA	SINB	EMIOS0	EMIOS3	EMIOS10	AA
AB	VSS	VDD	FR_A_TX_EN	VDDE2	FR_B_TX_EN	PCSA0	SOUTA	SOUTB	EMIOS1	EMIOS4	EMIOS7	AB
	1	2	3	4	5	6	7	8	9	10	11	

Figure 4. MPC5674F 324-ball TEPBGA (1 of 2)

Pin Assignments

	12	13	14	15	16	17	18	19	20	21	22	
A	REF-BYPCB1	VDDA_B0	REF-BYPCB1	VRL_B	VRH_B	ANB2	ANB3	ANB6	ANB7	ANB22	VSS	A
B	REF-BYPCB	VDDA_B1	VSSA_B0	ANB0	ANB1	ANB4	ANB5	ANB19	ANB23	VSS	TCRCLKC	B
C	ANA23	ANB10	ANB9	ANB11	ANB12	ANB14	ANB16	ANB20	VSS	ETPUC0	VDDEH7	C
D	ANA22	ANB8	ANB13	ANB15	ANB17	ANB18	ANB21	VSS	ETPUC1	ETPUC3	ETPUC2	D
									ETPUC5	ETPUC10	ETPUC11	ETPUC4
									ETPUC12	ETPUC14	ETPUC13	ETPUC9
									ETPUC20	ETPUC18	ETPUC19	ETPUC17
									VDDEH7	ETPUC23	ETPUC22	ETPUC21
J	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC26	ETPUC24
K	VSS	VSS	VSS						ETPUC31	ETPUC30	ETPUC29	ETPUC25
L	VSS	VSS	VSS						ETPUB12	ETPUB13	ETPUB14	VDDEH7
M	VSS	VSS	VSS						ETPUB7	ETPUB10	ETPUB11	ETPUB9
N	VSS	VSS	VSS						ETPUB0	VDDEH6	ETPUB8	ETPUB6
P	VSS	VSS	VSS						TCRCLKB	ETPUB16	ETPUB5	ETPUB4
									ETPUB1	ETPUB17	ETPUB3	ETPUB2
									ETPUB19	ETPUB18	VDDEH6	REGCTL
									ETPUB31	ETPUB30	VDDREG	VSSSYN
									VDD	REGSEL	VSSFL	EXTAL
W	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNTXC	CNRXC	CNRXB	VSS	VDD	VDD33_3	XTAL	W
Y	EMIOS14	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNRXD	VSS	VDD	VDDSYN	Y
AA	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS28	EMIOS29	CNRXA	SCKC	SINC	VSS	VDD	AA
AB	EMIOS11	EMIOS12	EMIOS16	EMIOS20	EMIOS24	CNTXA	SOUTC	PCSC0	VDDEH4	CNTXD	VSS	AB
	12	13	14	15	16	17	18	19	20	21	22	

Figure 5. MPC5674F 324-ball TEPBGA (2 of 2)

3.2 416-ball TEPBGA Pin Assignments

Figure 6 shows the 416-ball TEPBGA pin assignments in one figure. The same information is shown in Figure 7 through Figure 10.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26					
A	VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REF-BYPC1	VRL_A	VRH_A	AN28	AN32	AN36	VDDA_B0	REF-BYPC1	VRL_B	VRH_B	ANB7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS	A				
B	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REF-BYPC1	AN24	AN27	AN29	AN33	VDDA_B1	VSSA_B0	REF-BYPC1	ANB6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC	B				
C	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	AN30	AN34	AN37	AN38	ANB0	ANB4	ANB5	ANB12	ANB16	ANB19	VSS	ETPUC0	ETPUC1	C				
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	AN31	AN35	AN39	ANB1	ANB2	ANB3	ANB9	ANB13	ANB20	VSS	VDDEH7	ETPUC2	ETPUC3	D				
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26														VDDEH7	ETPUC4	ETPUC5	ETPUC6						E				
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22														ETPUC7	ETPUC8	ETPUC9	ETPUC10						F				
G	ETPUA15	ETPUA16	ETPUA17	ETPUA18														ETPUC11	ETPUC12	ETPUC13	ETPUC14						G				
H	ETPUA11	ETPUA12	ETPUA14	ETPUA13														ETPUC15	ETPUC16	ETPUC17	ETPUC18						H				
J	ETPUA7	ETPUA8	ETPUA9	ETPUA10														ETPUC19	ETPUC20	ETPUC21	ETPUC22						J				
K	ETPUA3	ETPUA4	ETPUA5	ETPUA6														VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	K				
L	TCRCLKA	ETPUA0	ETPUA1	ETPUA2														VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	L				
M	VDD33_1	TXDA	RXDA	VSTBY														VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	M				
N	RXDB	BOOT-CFG1	WKPCFG	VDD													VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	N					
P	TXDB	PLLCFG1	PLLCFG2	VDDEH1													VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	P				
R	JCOMP	RESET	PLLCFG0	RDY													VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	R				
T	VDDE2	MCKO	MSE01	EVTI													VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	TCRCLKB	ETPU0	ETPUB1	ETPUB2	T
U	EVTO	MSE00	MDO00	MDO01													VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ETPUB19	ETPUB18	ETPUB17	ETPUB16	U
V	MDO02	MDO03	MDO04	MDO05													VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ETPUB26	ETPUB22	ETPUB21	ETPUB20	V
W	MDO06	MDO07	MDO08	VDDE2													REGSEL	ETPUB25	ETPUB24	ETPUB23											W
Y	MDO09	MDO10	MDO11	MDO15													ETPUB29	ETPUB28	ETPUB27	REGCTL											Y
AA	MDO12	MDO13	MDO14	VDD33_2													VDD33_3	ETPUB30	VDDREG	VSSSYN											AA
AB	TDO	TCK	TMS	VDD													VDD	ETPUB31	VSSFL	EXTAL											AB
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL	AC				
AD	ENGCLK	VDD	VSS	FR_A_TX	FR_B_TX	PCSA5	SOUTA	SCKA	PCSB0	PCSB3	EMIOS2	EMIOS5	EMIOS9	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN	AD				
AE	VDD	VSS	FR_A_RX	FR_B_RX	PCSA4	PCSA0	PCSA3	SCKB	SINB	EMIOS0	EMIOS3	EMIOS6	EMIOS10	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS29	CNRXC	CNRXA	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD	AE				
AF	VSS	VDDE2	FR_A_TX_EN	FR_B_TX_EN	VDDEH3	PCSB5	SINA	PCSB2	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	EMIOS12	EMIOS16	EMIOS20	EMIOS24	EMIOS28	CNTXA	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5	VSS	AF				

Figure 6. MPC5674F 416-ball TEPBGA (full diagram)

Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REFBYP-CA1	VRL_A	VRH_A	AN28	A
B	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REFBYPCA	AN24	AN27	B
C	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	C
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	D
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26										E
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22										F
G	ETPUA15	ETPUA16	ETPUA17	ETPUA18										G
H	ETPUA11	ETPUA12	ETPUA14	ETPUA13										H
J	ETPUA7	ETPUA8	ETPUA9	ETPUA10										J
K	ETPUA3	ETPUA4	ETPUA5	ETPUA6										K
L	TCRCLKA	ETPUA0	ETPUA1	ETPUA2										L
M	VDD33_1	TXDA	RXDA	VSTBY										M
N	RXDB	BOOTCFG1	WKPCFG	VDD										N
	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 7. MPC5674F 416-ball TEPBGA (1 of 4)

MPC5674F 416-ball TEPBGA

(as viewed from top through the package)
(1 of 4)

Pin Assignments

	14	15	16	17	18	19	20	21	22	23	24	25	26	
A	AN32	AN36	VDDA_B0	REFBYP-CB1	VRL_B	VRH_B	ANB7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS	A
B	AN29	AN33	VDDA_B1	VSSA_B0	REFBYPBCB	ANB6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC	B
C	AN30	AN34	AN37	AN38	ANB0	ANB4	ANB5	ANB12	ANB16	ANB19	VSS	ETPUC0	ETPUC1	C
D	AN31	AN35	AN39	ANB1	ANB2	ANB3	ANB9	ANB13	ANB20	VSS	VDDEH7	ETPUC2	ETPUC3	D
E										VDDEH7	ETPUC4	ETPUC5	ETPUC6	E
F										ETPUC7	ETPUC8	ETPUC9	ETPUC10	F
G										ETPUC11	ETPUC12	ETPUC13	ETPUC14	G
H										ETPUC15	ETPUC16	ETPUC17	ETPUC18	H
J										ETPUC19	ETPUC20	ETPUC21	ETPUC22	J
K	VSS	VSS	VSS	VSS						ETPUC23	ETPUC24	ETPUC25	ETPUC26	K
L	VSS	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC29	ETPUC30	L
M	VSS	VSS	VSS	VSS						ETPUC31	ETPUB15	ETPUB14	VDDEH7	M
N	VSS	VSS	VSS	VSS						VDDEH6	ETPUB11	ETPUB12	ETPUB13	N
	14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 8. MPC5674F 416-ball TEPBGA (2 of 4)

Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	
P	TXDB	PLLCFG1	PLLCFG2	VDDEH1						VDDE2	VDDE2	VSS	VSS	P
R	JCOMP	RESET	PLLCFG0	RDY						VDDE2	VDDE2	VSS	VSS	R
T	VDDE2	MCKO	MSE01	EVTI						VDDE2	VDDE2	VDDE2	VSS	T
U	EVTO	MSE00	MDO00	MDO01						VDDE2	VDDE2	VDDE2	VSS	U
V	MDO2	MDO3	MDO4	MDO5										V
W	MDO6	MDO7	MDO8	VDDE2										W
Y	MDO9	MDO10	MDO11	MDO15										Y
AA	MDO12	MDO13	MDO14	VDD33_2										AA
AB	TDO	TCK	TMS	VDD										AB
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	AC
AD	ENGCLK	VDD	VSS	FR_A_TX	FR_B_TX	PCSA5	SOUTA	SCKA	PCSB0	PCSB3	EMIOS2	EMIOS5	EMIOS9	AD
AE	VDD	VSS	FR_A_RX	FR_B_RX	PCSA4	PCSA0	PCSA3	SCKB	SINB	EMIOS0	EMIOS3	EMIOS6	EMIOS10	AE
AF	VSS	VDDE2	FR_A_TX_EN	FR_B_TX_EN	VDDEH3	PCSB5	SINA	PCSB2	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 9. MPC5674F 416-ball TEPBGA (3 of 4)

Pin Assignments

	14	15	16	17	18	19	20	21	22	23	24	25	26	
P	VSS	VSS	VSS	VSS						ETPUB7	ETPUB8	ETPUB9	ETPUB10	P
R	VSS	VSS	VSS	VSS						ETPUB3	ETPUB4	ETPUB5	ETPUB6	R
T	VSS	VSS	VSS	VSS						TCRCLKB	ETPUB0	ETPUB1	ETPUB2	T
U	VSS	VSS	VSS	VSS						ETPUB19	ETPUB18	ETPUB17	ETPUB16	U
V										ETPUB26	ETPUB22	ETPUB21	ETPUB20	V
W										REGSEL	ETPUB25	ETPUB24	ETPUB23	W
Y	MPC5674F 416-ball TEPBGA (as viewed from top through the package) (4 of 4)												REGCTL	Y
AA										VDD33_3	ETPUB30	VDDREG	VSSSYN	AA
AB										VDD	ETPUB31	VSSFL	EXTAL	AB
AC	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL	AC
AD	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN	AD
AE	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS29	CNRXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD	AE
AF	EMIOS12	EMIOS16	EMIOS20	EMIOS24	EMIOS28	CNTXA	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5	VSS	AF
	14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 10. MPC5674F 416-ball TEPBGA (4 of 4)

Pin Assignments

3.3 516-ball TEPBGA Pin Assignments

Figure 11 shows the 516-ball TEPBGA pin assignments in one figure. The same information is shown split into four quadrants in Figure 12 through Figure 15.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26		
A	VDD	RSTOUT	ANA0	ANA4	ANA9	ANA11	ANA15	VDDA_A0	REF-BYPC1	VRL_A	VRH_A	AN28	AN29	AN36	VDDA_B0	REF-BYPC1	VRL_B	VRH_B	ANB5	ANB9	ANB12	ANB18	ANB21	VSS		A		
B	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REF-BYPC1	AN24	AN27	AN30	AN32	VDDA_B1	VSSA_B0	REF-BYPCB	ANB4	ANB8	ANB10	ANB13	ANB19	ANB22	VSS	VSS	B	
C	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA7	ANA13	ANA17	ANA19	ANA21	ANA22	AN25	AN31	AN34	AN39	AN37	ANB0	ANB7	ANB6	ANB11	ANB15	ANB20	VSS	ETPUC0	ETPUC1	C	
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA8	ANA12	ANA16	ANA18	ANA20	ANA23	AN26	AN33	AN35	AN38	ANB1	ANB2	ANB3	ANB14	ANB16	ANB17	VSS	VDDEH7	ETPUC2	ETPUC3	D	
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26	VSS	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	ANB23	VSS	VSS	VDDEH7	ETPUC4	ETPUC5	ETPUC6	E		
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22	VSS	VDDE8		VDDE8		VDDE8	VDDE8		VSS	VSS		VDDE10	VDDE10		VDDE10		VDDE10	TCRCLKC	ETPUC7	ETPUC8	ETPUC9	ETPUC10	F	
G	ETPUA11	ETPUA13	ETPUA15	ETPUA17	ETPUA18																	ETPUC11	ETPUC12	ETPUC13	ETPUC14	ETPUC15	G	
H	ETPUA5	ETPUA7	ETPUA8	ETPUA3	ETPUA4	ETPUA14	ETPUA16															ETPUC19	ETPUC16	ETPUC17	ETPUC18	ETPUC20	ETPUC21	H
J	ETPUA1	ETPUA2	ETPUA9	ETPUA4	ETPUA12																	ETPUC22	ETPUC23	ETPUC24	ETPUC26	ETPUC27	J	
K	TXDB	TXDA	RXDA	TCRCLKA	ETPUA6	ETPUA10																ETPUC25	ETPUC28	ETPUC29	ETPUC30	ETPUC31	D_DAT15	K
L	PLLCFG1	PLLCFG2	BOOT-CFG1	BOOT-CFG0	RXDB	ETPUA0																VDD33_6	D_DAT14	D_DAT13	D_DAT12	D_DAT11	D_DAT10	L
M	VDD33_1	D_BDIP	PLLCFG0	VSTBY	WKPCFG																	D_DAT9	D_DAT8	D_DAT7	D_DAT5	VDDEH7	M	
N	D_WE0	D_WE2	D_WE3	VDD	RESET	VDDE8																VDDE10	D_DAT6	VDDEH6	D_DAT2	D_DAT3	D_DAT4	N
P	D_ADD0	D_ADD10	D_ADD11	VDDEH1	D_WE1	VDD33_1																ETPUB9	ETPUB12	ETPUB14	ETPUB15	D_RD-WR	R	
R	D_ADD12	D_ADD13	D_ADD14	D_ADD15	D_ADD16																	ETPUB17	ETPUB3	ETPUB7	ETPUB8	ETPUB10	ETPUB11	T
T	VDDE2	D_ADD18	D_ADD19	D_ADD20	D_ADD17	D_CS3																ETPUB23	ETPUB21	ETPUB22	ETPUB16	TCRCLKB	ETPUB0	U
U	D_CS2	UCOMP	RDY	MCK0	MSE01	MSE00																ETPUB25	ETPUB29	REGSEL	ETPUB20	ETPUB19	ETPUB18	W
V	EVTI	EVTO	MDO0	MDO2	MDO3																	ETPUB31	ETPUB26	ETPUB27	ETPUB24	REGCTL	Y	
W	MDO4	MDO5	MDO6	VDDE2	MDO8	MDO1																						V
Y	MDO7	MDO9	MDO10	MDO11	MDO12																							
AA	MDO13	MDO14	MDO15	VDD33_1	VDDE8	VSS	PCSA5		SOUTB	VDD33_4		VDDE9	VDD33_4		EMIOS23	EMIOS31	CNRXB		VSS	VDDE10	VDD33_3	ETPUB28	VDDREG	VSSYN	AA			
AB	TDO	TCK	TMS	VDD	VSS	VDDE9	VDDE9	SCKA	SINB	D_CS1	D_ADD21	D_ADD23	EMIOS1	EMIOS11	EMIOS17	EMIOS19	EMIOS29	VDDE9	VDDE9	VDDE9	VSS	VDD	ETPUB30	VSSFL	EXTAL	AB		
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	SOUTA	SCKB	PCSB3	VDDEH3	VDDEH4	VDD	EMIOS0	EMIOS8	EMIOS13	EMIOS22	EMIOS24	EMIOS28	CNTXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL	AC	
AD	ENGCLK	VDD	VSS	FR_A-TX	FR_B-TX	PCSA0	PCSA3	PCSB2	D_CS0	D_ADD22	D_ADD25	D_ADD28	EMIOS2	EMIOS7	EMIOS12	EMIOS16	EMIOS18	EMIOS27	CNRXA	CNTXD	SCKC	RD	PCSC3	VSS	VDD	VDDSYN	AD	
AE	VDD	VSS	FR_A-RX	FR_B-RX	PCSA4	PCSB5	SINA	PCSB1	D_TS	D_ADD23	D_ADD26	D_ADD30	EMIOS3	EMIOS8	EMIOS10	EMIOS15	EMIOS21	EMIOS26	CNTXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD	AE	
AF	VDDE2	FR_A-TX_EN	FR_B-TX_EN	VDDEH3	PCSA2	PCSB4	PCSB0	D_TA	D_ADD24	D_ADD27	D_CLKOUT	EMIOS4	EMIOS5	EMIOS9	EMIOS20	EMIOS14	EMIOS25	EMIOS30	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5		AF		
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26		

Figure 11. MPC5674F 516-ball TEPBGA (full diagram)

Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	
A		VDD	RSTOUT	ANA0	ANA4	ANA9	ANA11	ANA15	VDDA_A0	REF-BYPC1	VRL_A	VRH_A	AN28	A
B	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REFBYPCA	AN24	AN27	B
C	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA7	ANA13	ANA17	ANA19	ANA21	ANA22	AN25	C
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA8	ANA12	ANA16	ANA18	ANA20	ANA23	AN26	D
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26	VSS	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VSS	E
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22	VSS	VDDE8		VDDE8		VDDE8	VDDE8		VSS	F
G	ETPUA11	ETPUA13	ETPUA15	ETPUA17	ETPUA18									G
H	ETPUA5	ETPUA7	ETPUA8	ETPUA3	ETPUA14	ETPUA16								H
J	ETPUA1	ETPUA2	ETPUA9	ETPUA4	ETPUA12									J
K	TXDB	TXDA	RXDA	TCRCLKA	ETPUA6	ETPUA10				VSS	VSS	VSS	VSS	K
L	PLLCFG1	PLLCFG2	BOOTCFG1	BOOTCFG0	RXDB	ETPUA0				VSS	VSS	VSS	VSS	L
M	VDD33_1	D_BDIP	PLLCFG0	VSTBY	WKPCFG					VSS	VSS	VSS	VSS	M
N	D_WE0	D_WE2	D_WE3	VDD	RESET	VDDE8				VDDE2	VSS	VSS	VSS	N
	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 12. MPC5674F 516-ball TEPBGA (1 of 4)

MPC5674F 516-ball TEPBGA
(as viewed from top through the package)
(1 of 4)

Pin Assignments

	14	15	16	17	18	19	20	21	22	23	24	25	26		
A	AN29	AN36	VDDA_B0	REF-BYPBCB1	VRL_B	VRH_B	ANB5	ANB9	ANB12	ANB18	ANB21	VSS		A	
B	AN30	AN32	VDDA_B1	VSSA_B0	REFBYPBCB	ANB4	ANB8	ANB10	ANB13	ANB19	ANB22	VSS	VSS	B	
C	AN31	AN34	AN39	AN37	ANB0	ANB7	ANB6	ANB11	ANB15	ANB20	VSS	ETPUC0	ETPUC1	C	
D	AN33	AN35	AN38	ANB1	ANB2	ANB3	ANB14	ANB16	ANB17	VSS	VDDEH7	ETPUC2	ETPUC3	D	
E	VSS	VSS	VSS	VSS	VSS	VSS	ANB23	VSS	VSS	VDDEH7	ETPUC4	ETPUC5	ETPUC6	E	
F	VSS		VDDE10	VDDE10		VDDE10		VDDE10	TCRCLKC	ETPUC7	ETPUC8	ETPUC9	ETPUC10	F	
G										ETPUC11	ETPUC12	ETPUC13	ETPUC14	ETPUC15	G
H								ETPUC19	ETPUC16	ETPUC17	ETPUC18	ETPUC20	ETPUC21		H
J									ETPUC22	ETPUC23	ETPUC24	ETPUC26	ETPUC27		J
K	VSS	VSS	VSS	VSS				ETPUC25	ETPUC28	ETPUC29	ETPUC30	ETPUC31	D_DAT15		K
L	VSS	VSS	VSS	VSS				VDD33_6	D_DAT14	D_DAT13	D_DAT12	D_DAT11	D_DAT10		L
M	VSS	VSS	VSS	VSS					D_DAT9	D_DAT8	D_DAT7	D_DAT5	VDDEH7		M
N	VSS	VSS	VSS	VSS				VDDE10	D_DAT6	VDDEH6	D_DAT2	D_DAT3	D_DAT4		N
	14	15	16	17	18	19	20	21	22	23	24	25	26		

Figure 13. MPC5674F 516-ball TEPBGA (2 of 4)

Pin Assignments

	1	2	3	4	5	6	7	8	9	10	11	12	13	
P	D_ADD9	D_ADD10	D_ADD11	VDDEH1	D_WE1	VDD33_1				VDDE2	VDDE2	VSS	VSS	P
R	D_ADD12	D_ADD13	D_ADD14	D_ADD15	D_ADD16					VDDE2	VDDE2	VSS	VSS	R
T	VDDE2	D_ADD18	D_ADD19	D_ADD20	D_ADD17	D_CS3				VDDE2	VDDE2	VDDE2	VSS	T
U	D_CS2	JCOMP	RDY	MCKO	MSEO1	MSEO0				VDDE2	VDDE2	VDDE2	VSS	U
V	EVTI	EVTO	MDO0	MDO2	MDO3									V
W	MDO4	MDO5	MDO6	VDDE2	MDO8	MDO1								W
Y	MDO7	MDO9	MDO10	MDO11	MDO12									Y
AA	MDO13	MDO14	MDO15	VDD33_1	VDDE8	VSS		PCSA5		SOUTB	VDD33_4		VDDE9	AA
AB	TDO	TCK	TMS	VDD	VSS	VDDE9	VDDE9	SCKA	SINB	D_CS1	D_ADD21	D_ADD29	EMIOS1	AB
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	SOUTA	SCKB	PCSB3	VDDEH3	VDDEH4	VDD	EMIOS0	AC
AD	ENGCLK	VDD	VSS	FR_A_TX	FR_B_TX	PCSA0	PCSA3	PCSB2	D_CS0	D_ADD22	D_ADD25	D_ADD28	EMIOS2	AD
AE	VDD	VSS	FR_A_RX	FR_B_RX	PCSA4	PCSB5	SINA	PCSB1	D_TS	D_ADD23	D_ADD26	D_ADD30	EMIOS3	AE
AF		VDDE2	FR_A_TX_EN	FR_B_TX_EN	VDDEH3	PCSA2	PCSB4	PCSB0	D_TA	D_ADD24	D_ADD27	D_CLKOUT	EMIOS4	AF
	1	2	3	4	5	6	7	8	9	10	11	12	13	

Figure 14. MPC5674F 516-ball TEPBGA (3 of 4)

MPC5674F 516-ball TEPBGA

(as viewed from top through the package)
(3 of 4)

Pin Assignments

	14	15	16	17	18	19	20	21	22	23	24	25	26	
P	VSS	VSS	VSS	VSS				VDDE10	ETPUB13	D_OE	D_ALE	D_DAT0	D_DAT1	P
R	VSS	VSS	VSS	VSS				ETPUB9	ETPUB12	ETPUB14	ETPUB15	D_RD_WR		R
T	VSS	VSS	VSS	VSS				ETPUB17	ETPUB3	ETPUB7	ETPUB8	ETPUB10	ETPUB11	T
U	VSS	VSS	VSS	VSS				ETPUB23	ETPUB1	ETPUB2	ETPUB4	ETPUB5	ETPUB6	U
V	MPC5674F 516-ball TEPBGA (as viewed from top through the package) (4 of 4)													
W								ETPUB21	ETPUB22	ETPUB16	TCRCLKB	ETPUB0		V
Y								ETPUB25	ETPUB29	REGSEL	ETPUB20	ETPUB19	ETPUB18	W
AA	VDD33_4		EMIOS23	EMIOS31		CNRXB		VSS	VDDE10	VDD33_3	ETPUB28	VDDREG	VSSSYN	AA
AB	EMIOS11	EMIOS17	EMIOS19	EMIOS29	VDDE9	VDDE9	VDDE9	VSS	VDD	ETPUB30	VSSSFL	EXTAL		AB
AC	EMIOS8	EMIOS13	EMIOS22	EMIOS24	EMIOS28	CNTXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL	AC
AD	EMIOS7	EMIOS12	EMIOS16	EMIOS18	EMIOS27	CNRXA	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN	AD
AE	EMIOS6	EMIOS10	EMIOS15	EMIOS21	EMIOS26	CNTXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD	AE
AF	EMIOS5	EMIOS9	EMIOS20	EMIOS14	EMIOS25	EMIOS30	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5		AF
	14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 15. MPC5674F 516-ball TEPBGA (4 of 4)

3.4 Signal Properties and Muxing

See [Appendix A, Signal Properties and Muxing](#), for a listing and description of the pin functions and properties.

4 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC5674F.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

4.1 Maximum Ratings

Table 3. Absolute Maximum Ratings¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	1.2 V Core Supply Voltage	V _{DD}	-0.3	2.0 ²	V
2	SRAM Standby Voltage	V _{STBY}	-0.3	6.4 ^{3,4}	V
3	Clock Synthesizer Voltage	V _{DDSYN}	-0.3	5.3 ^{4,5}	V
4	I/O Supply Voltage (I/O buffers and predrivers)	V _{DD33}	-0.3	5.3 ^{4,5}	V
5	Analog Supply Voltage (reference to V _{SSA} ⁶)	V _{DDA} ⁷	-0.3	6.4 ^{3,4}	V
6	I/O Supply Voltage (fast I/O pads)	V _{DDE}	-0.3	5.3 ^{4,5}	V
7	I/O Supply Voltage (medium I/O pads)	V _{DDEH}	-0.3	6.4 ^{3,4}	V
8	Voltage Regulator Input Supply Voltage	V _{DDREG}	-0.3	6.4 ^{3,4}	V
9	Analog Reference High Voltage (reference to V _{RL} ⁸)	V _{RH} ⁹	-0.3	6.4 ^{3,4}	V
10	V _{SS} to V _{SSA} ⁸ Differential Voltage	V _{SS} - V _{SSA}	-0.1	0.1	V
11	V _{REF} Differential Voltage	V _{RH} - V _{RL}	-0.3	6.4 ^{3,4}	V
12	V _{RL} to V _{SSA} Differential Voltage	V _{RL} - V _{SSA}	-0.3	0.3	V
13	V _{DD33} to V _{DDSYN} Differential Voltage	V _{DD33} - V _{DDSYN}	-0.1	0.1	V
14	V _{SSSYN} to V _{SS} Differential Voltage	V _{SSSYN} - V _{SS}	-0.1	0.1	V
15	Maximum Digital Input Current ¹⁰ (per pin, applies to all digital pins)	I _{MAXD}	-3 ¹¹	3 ¹¹	mA
16	Maximum Analog Input Current ¹² (per pin, applies to all analog pins)	I _{MAXA}	-3 ⁷	3 ^{7,11}	mA
17	Maximum Operating Temperature Range ¹³ – Die Junction Temperature	T _J	-40.0	150.0	°C
18	Storage Temperature Range	T _{stg}	-55.0	150.0	°C
19	Maximum Solder Temperature ¹⁴ Pb-free package SnPb package	T _{sdr}	— —	260.0 245.0	°C
20	Moisture Sensitivity Level ¹⁵	MSL	—	3	—

- ¹ Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- ² 2.0 V for 10 hours cumulative time, 1.2V +10% for time remaining.
- ³ 6.4 V for 10 hours cumulative time, 5.0V +10% for time remaining.
- ⁴ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.
- ⁵ 5.3 V for 10 hours cumulative time, 3.3V +10% for time remaining.
- ⁶ MPC5674F has two analog power supply pins on the pinout: VDDA_A and VDDA_B.
- ⁷ MPC5674F has two analog ground supply pins on the pinout: VSSA_A and VSSA_B.
- ⁸ MPC5674F has two analog low reference voltage pins on the pinout: VRL_A and VRL_B.
- ⁹ MPC5674F has two analog high reference voltage pins on the pinout: VRH_A and VRH_B.
- ¹⁰ Total injection current for all pins must not exceed 25 mA at maximum operating voltage.
- ¹¹ Injection current of ± 5 mA allowed for limited duration for analog (ADC) pads and digital 5 V pads. The maximum accumulated time at this current shall be 60 hours. This includes an assumption of a 5.25 V maximum analog or V_{DDEH} supply when under this stress condition.
- ¹² Total injection current for all analog input pins must not exceed 15 mA.
- ¹³ Lifetime operation at these specification limits is not guaranteed.
- ¹⁴ Solder profile per CDF-AEC-Q100.
- ¹⁵ Moisture sensitivity per JEDEC test method A112.

4.2 Thermal Characteristics

Table 4. Thermal Characteristics, 416-pin TEPBGA Package¹

Characteristic	Symbol	Value	Unit
Junction to Ambient ^{2,3} Natural Convection (Single layer board)	$R_{\theta JA}$	24	°C/W
Junction to Ambient ^{2,4} Natural Convection (Four layer board 2s2p)	$R_{\theta JA}$	18	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	$R_{\theta JMA}$	19	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	$R_{\theta JMA}$	14	°C/W
Junction to Board ⁵	$R_{\theta JB}$	9	°C/W
Junction to Case ⁶	$R_{\theta JC}$	6	°C/W
Junction to Package Top ⁷ Natural Convection	Ψ_{JT}	2	°C/W

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

³ Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

⁴ Per JEDEC JESD51-6 with the board horizontal.

⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Electrical Characteristics

Table 5. Thermal Characteristics, 516-pin TEPBGA Package¹

Characteristic	Symbol	Value	Unit
Junction to Ambient ^{2,3} Natural Convection (Single layer board)	R _{θJA}	25	°C/W
Junction to Ambient ^{2,4} Natural Convection (Four layer board 2s2p)	R _{θJA}	18	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	R _{θJMA}	20	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	R _{θJMA}	15	°C/W
Junction to Board ⁵	R _{θJB}	10	°C/W
Junction to Case ⁶	R _{θJC}	6	°C/W
Junction to Package Top ⁷ Natural Convection	Ψ _{JT}	2	°C/W

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

³ Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.

⁴ Per JEDEC JESD51-6 with the board horizontal.

⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Table 6. Thermal Characteristics, 324-pin Package¹

MPC5674F Thermal Characteristic	Symbol	Value	Unit
Junction to ambient ^{2,3} , natural convection (one-layer board)	R _{θJA}	29	°C/W
Junction to ambient ^{1,4} , natural convection (four-layer board 2s2p)	R _{θJA}	19	°C/W
Junction to ambient (@200 ft./min., one-layer board)	R _{θJMA}	23	°C/W
Junction to ambient (@200 ft./min., four-layer board 2s2p)	R _{θJMA}	16	°C/W
Junction to board ⁵ (four-layer board 2s2p)	R _{θJB}	10	°C/W
Junction to case ⁶	R _{θJC}	7	°C/W
Junction to package top ⁷ , natural convection	Ψ _{JT}	2	°C/W

¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.

² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

³ Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

⁴ Per JEDEC JESD51-6 with the board horizontal.

⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

- ⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- ⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

4.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

$$T_J = T_A + (R_{0JA} * P_D) \quad Eqn. 1$$

where:

T_A = ambient temperature for the package ($^{\circ}\text{C}$)

R_{0JA} = junction to ambient thermal resistance ($^{\circ}\text{C/W}$)

P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the TEPBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{0JA} = R_{0JC} + R_{0CA} \quad Eqn. 2$$

where:

R_{0JA} = junction to ambient thermal resistance ($^{\circ}\text{C/W}$)

R_{0JC} = junction to case thermal resistance ($^{\circ}\text{C/W}$)

R_{0CA} = case to ambient thermal resistance ($^{\circ}\text{C/W}$)

R_{0JC} is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, R_{0CA} . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} * P_D) \quad Eqn. 3$$

where:

T_T = thermocouple temperature on top of the package ($^{\circ}\text{C}$)

Ψ_{JT} = thermal characterization parameter ($^{\circ}\text{C/W}$)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the

Electrical Characteristics

package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm. of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International
3081 Zanker Road
San Jose, CA 95134
(408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at <http://www.jedec.org>.

- C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53-58, March 1998.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

4.3 EMI (Electromagnetic Interference) Characteristics

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to www.freescale.com and perform a keyword search for "radiated emissions." The following tables list the values of the device's radiated emissions operating behaviors.

Table 7. EMC Radiated Emissions Operating Behaviors: 416 BGA

Symbol	Description	Conditions	f _{osc} f _{sys}	Frequency band (MHz)	Level (max.)	Unit	Notes
V _{RE_TEM}	Radiated emissions, electric field and magnetic field	V _{DD} = 1.2 V V _{DDE} = 3.3 V V _{DDEH} = 5 V T _A = 25 °C 416 BGA EBI off CLK on FM off	40 MHz crystal 264 MHz (f _{EBI_CAL} = 66 MHz)	0.15–50	26	dB μ V	1
				50–150	30		
				150–500	34		
				500–1000	30		
				IEC and SAE level	I ²	—	1, 3
V _{RE_TEM}	Radiated emissions, electric field and magnetic field	V _{DD} = 1.2 V V _{DDE} = 3.3 V V _{DDEH} = 5 V T _A = 25 °C 416 BGA EBI off CLK off FM on ⁴	40 MHz crystal 264 MHz (f _{EBI_CAL} = 66 MHz)	0.15–50	24	dB μ V	1
				50–150	25		
				150–500	25		
				500–1000	21		
				IEC and SAE level	K ⁵	—	1, 3

¹ Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

² I = 36 dB μ V

³ Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

⁴ "FM on" = FM depth of $\pm 2\%$ ⁵ K = 30 dB μ V**Table 8. EMC Radiated Emissions Operating Behaviors: 516 BGA**

Symbol	Description	Conditions	f _{osc} f _{SYS}	Frequency band (MHz)	Level (max.)	Unit	Notes
V _{RE_TEM}	Radiated emissions, electric field and magnetic field	V _{DD} = 1.2 V V _{DDE} = 3.3 V V _{DDEH} = 5 V T _A = 25 °C 516 BGA EBI on CLK on FM off	40 MHz crystal 264 MHz (f _{EBI_CAL} = 66 MHz)	0.15–50	40	dB μ V	¹
				50–150	48		
				150–500	48		
				500–1000	47		
				IEC and SAE level	G ²		^{1, 3}
V _{RE_TEM}	Radiated emissions, electric field and magnetic field	V _{DD} = 1.2 V V _{DDE} = 3.3 V V _{DDEH} = 5 V T _A = 25 °C 516 BGA EBI on CLK on FM on ⁴	40 MHz crystal 264 MHz (f _{EBI_CAL} = 66 MHz)	0.15–50	40	dB μ V	¹
				50–150	44		
				150–500	41		
				500–1000	36		
				IEC and SAE level	G ²		^{1, 3}

¹ Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

² G = 48 dB μ V

³ Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

⁴ "FM on" = FM depth of $\pm 2\%$

4.4 ESD Characteristics

Table 9. ESD Ratings^{1,2}

Spec	Characteristic	Symbol	Value	Unit
1	ESD for Human Body Model (HBM)	V _{HBM}	2000	V
2	ESD for Charged Device Model (CDM)	V _{CDM}	750 (corners) 500 (other)	V

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

4.5 PMC/POR/LVI Electrical Specifications

Note: For ADC internal resource measurements, see Table 20 in Section 4.9.1, "ADC Internal Resource Measurements."