imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MPC5777C

MPC5777C Microcontroller Data Sheet

Features

- This document provides electrical specifications, pin assignments, and package diagram information for the MPC5777C series of microcontroller units (MCUs).
- For functional characteristics and the programming model, see the MPC5777C Reference Manual.

NXP reserves the right to change the proudction detail specifications as may be required to permit improvements in the design of its products.



Table of Contents

1	Introd	luction	
	1.1	Features	summary3
	1.2	Block diag	gram4
2	Pinou	ıts	5
	2.1	416-ball N	IAPBGA pin assignments5
	2.2	516-ball N	APBGA pin assignments6
3	Electi	rical charad	cteristics7
	3.1	Absolute	maximum ratings7
	3.2	Electroma	agnetic interference (EMI) characteristics9
	3.3	Electrosta	tic discharge (ESD) characteristics9
	3.4	Operating	conditions9
	3.5	DC electri	cal specifications12
	3.6	I/O pad sp	pecifications13
		3.6.1	Input pad specifications13
		3.6.2	Output pad specifications15
		3.6.3	I/O pad current specifications19
	3.7	Oscillator	and PLL electrical specifications19
		3.7.1	PLL electrical specifications20
		3.7.2	Oscillator electrical specifications21
	3.8	Analog-to	-Digital Converter (ADC) electrical
		specificati	ions23
		3.8.1	Enhanced Queued Analog-to-Digital
			Converter (eQADC)23
		3.8.2	Sigma-Delta ADC (SDADC)25
	3.9	Temperat	ure Sensor
	3.10	LVDS Fas	st Asynchronous Serial Transmission (LFAST)
		pad electr	ical characteristics34
		3.10.1	LFAST interface timing diagrams
		3.10.2	LFAST and MSC/DSPI LVDS interface
			electrical characteristics
		3.10.3	LFAST PLL electrical characteristics39
	3.11	Power ma	anagement: PMC, POR/LVD, power
		sequencir	ng40

3.	.11.1	Power management electrical characteristics 40
3.	.11.2	Power management integration43
3.	.11.3	Device voltage monitoring44
3.	.11.4	Power sequencing requirements46
3.12 F	lash men	nory specifications47
3.	.12.1	Flash memory program and erase
		specifications48
3.	.12.2	Flash memory Array Integrity and Margin
		Read specifications48
3.	.12.3	Flash memory module life specifications49
3.	.12.4	Data retention vs program/erase cycles50
3.	.12.5	Flash memory AC timing specifications50
3.	.12.6	Flash memory read wait-state and address-
		pipeline control settings51
3.13 A	C timing.	
3.	.13.1	Generic timing diagrams52
3.	.13.2	Reset and configuration pin timing53
3.	.13.3	IEEE 1149.1 interface timing54
3.	.13.4	Nexus timing57
3.	.13.5	External Bus Interface (EBI) timing59
3.	.13.6	External interrupt timing (IRQ/NMI pin)63
3.	.13.7	eTPU timing64
3.	.13.8	eMIOS timing65
3.	.13.9	DSPI timing with CMOS and LVDS pads66
3.	.13.10	FEC timing78
4 Packag	e informa	ation83
4.1 T	hermal cl	haracteristics83
4.	.1.1	General notes for thermal characteristics84
5 Ordering	g informa	ation87
6 Docume	ent revisio	on history88

1 Introduction

1.1 Features summary

On-chip modules available within the family include the following features:

- Three dual issue, 32-bit CPU core complexes (e200z7), two of which run in lockstep
 - Power Architecture embedded specification compliance
 - Instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code size footprint reduction
 - On the two computational cores: Signal processing extension (SPE1.1) instruction support for digital signal processing (DSP)
 - Single-precision floating point operations
 - On the two computational cores: 16 KB I-Cache and 16 KB D-Cache
 - Hardware cache coherency between cores
- 16 hardware semaphores
- 3-channel CRC module
- 8 MB on-chip flash memory
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 512 KB on-chip general-purpose SRAM including 64 KB standby RAM
- Two multichannel direct memory access controllers (eDMA)
 - 64 channels per eDMA
- Dual core Interrupt Controller (INTC)
- Dual phase-locked loops (PLLs) with stable clock domain for peripherals and frequency modulation (FM) domain for computational shell
- Crossbar Switch architecture for concurrent access to peripherals, flash memory, or RAM from multiple bus masters with End-To-End ECC
- External Bus Interface (EBI) for calibration and application use
- System Integration Unit (SIU)
- Error Injection Module (EIM) and Error Reporting Module (ERM)
- Four protected port output (PPO) pins
- Boot Assist Module (BAM) supports serial bootload via CAN or SCI
- Three second-generation Enhanced Time Processor Units (eTPUs)
 - 32 channels per eTPU
 - Total of 36 KB code RAM
 - Total of 9 KB parameter RAM

Introduction

- Enhanced Modular Input/Output System (eMIOS) supporting 32 unified channels with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Two Enhanced Queued Analog-to-Digital Converter (eQADC) modules with:
 - Two separate analog converters per eQADC module
 - Support for a total of 70 analog input pins, expandable to 182 inputs with offchip multiplexers
 - Interface to twelve hardware Decimation Filters
 - Enhanced "Tap" command to route any conversion to two separate Decimation Filters
- Four independent 16-bit Sigma-Delta ADCs (SDADCs)
- 10-channel Reaction Module
- Ethernet (FEC)
- Two PSI5 modules
- Two SENT Receiver (SRX) modules supporting 12 channels
- Zipwire: SIPI and LFAST modules
- Five Deserial Serial Peripheral Interface (DSPI) modules
- Five Enhanced Serial Communication Interface (eSCI) modules
- Four Controller Area Network (FlexCAN) modules
- Two M_CAN modules that support FD
- Fault Collection and Control Unit (FCCU)
- Clock Monitor Units (CMUs)
- Tamper Detection Module (TDM)
- Cryptographic Services Engine (CSE)
 - Complies with Secure Hardware Extension (SHE) Functional Specification Version 1.1 security functions
 - Includes software selectable enhancement to key usage flag for MAC verification and increase in number of memory slots for security keys
- PASS module to support security features
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) IEEE 1149.1 and 1149.7
- On-chip voltage regulator controller (VRC) that derives the core logic supply voltage from the high-voltage supply
- On-chip voltage regulator for flash memory
- Self Test capability

1.2 Block diagram

The following figure shows a top-level block diagram of the MPC5777C. The purpose of the block diagram is to show the general interconnection of functional modules through the crossbar switch.




Figure 1. MPC5777C block diagram

2 Pinouts

2.1 416-ball MAPBGA pin assignments

Figure 2 shows the 416-ball MAPBGA pin assignments.

Pinouts

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
٩.	VSS	VDD	RSTOUT	ANAO_SDA 0	ANA4	ANA8	ANA11	ANA15	VDDA_SD	REFBYPCA 25	VRL_SD	VRH_SD	AN28	AN32	AN36	VDDA_E Q	REFBYPCB 25	VRL_EQ	VRH_EQ	ANB7_SDD 7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS	
в	VDDEH1	VSS	VDD	TEST	ANA1_SDA 1	ANA5	ANA10	ANA14	VODA_MISC	VSSA_SD	REFBYPCA 75	AN24	AN27	AN29	AN33	VDDA_E Q	VSSA_EQ	REFBYPCB 75	ANB6_SDD 6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC	
	ETPUA30	ETPUA31	VSS	VDO	ANA2_SDA 2	ANA6	ANA9	ANA13	ANA17_SDB 1	83	C1	C3	AN26	AN30	AN34	AN37	AN38	0	4	ANB5_SDD 5	ANB12	ANB16	ANB19	VSS	ETPUCO	ETPUC1	
	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3_SDA 3	ANA7	ANA12	ANA16_SDB 0	ANA18_SD B2	ANA20_SD CO	ANA22_SD C2	AN25	AN31	AN35	AN39	ANB1_SDD 1	ANB2_SDD 2	ANB3_SDD 3	ANB9	ANB13	ANB20	VSS	SENT2_A	ETPUC2	ETPUC3	
	ETPUA23	ETPUA24	ETPUA25	ETPUA26																			VDDEH7	ETPUC4	ETPUCS	ETPUC6	
	ETPUA19	ETPUA20	ETPUA21	ETPUA22	ă.																		ETPUC7	ETPUC8	ETPUC9	ETPUC10	
1	ETPUA15	ETPUA16	ETPUA17	ETPUA18	8																		ETPUC11	ETPUC12	ETPUC13	ETPUC14	
1	ETPUA11	ETPUA12	ETPUA14	ETPUA13	4																		ETPUC15	ETPUC16	ETPUC17	ETPUC18	
t l	ETPUA7	ETPUA8	ETPUA9	ETPUA10	i.													1					ETPUC19	ETPUC20	ETPUC21	ETPUC22	
<	ETPUA3	ETPUA4	ETPUAS	ETPUA6	Si -					VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC23	ETPUC24	ETPUC25	ETPUC26	
-	TCRCLKA	ETPUAD	ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC29	ETPUC30	
4	NC	TXDA	RXDA	VSTBY						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC31	ETPUB15	ETPUB14	VDDEH7	
4	RXDB	BOOTCFG 1	WKPCFG	VDB						VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS						VDDEH6	ETPUB11	ETPUB12	ETPUB13	
2	TXDB	PLLCFG1	PLLCFG2	VDDEH1						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS						ETPUB7	ETPUB8	ETPUB9	ETPUB10	
2	JCOMP	RESET	PLLCFGO	RDY	8					VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS						ETPUB3	ETPUB4	ETPUB5	ETPUB6	
r ,	VDDE2	мско	MSEO1	EVTI	2					VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS						TCRCLKB	ETPUBO	ETPUB1	ETPUB2	
'	EVTO	MSEO0	MD00	MD01	8					VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS						ETPUB19	ETPUB18	ETPUB17	ETPUB16	
1	MDO2	MDO3	MDO4	MDO5																			ETPUB26	ETPUB22	ETPUB21	ETPUB20	
v	MDO6	MDO7	MDO8	VDDE2																			REGSEL	ETPUB25	ETPUB24	ETPUB23	
(MDO9	MDO10	MDO11	MDO15	2																		ETPUB29	ETPUB28	ETPUB27	REGCTL	
A	MDO12	MDO13	MDO14	NC																			VDDPMC	ETPUB30	VDDPWR	VSSSYN	
в	TDO	TCK	TMS	VDD	FEC_TXCLK																		VDD	ETPUB31	VSSPWR	EXTAL	
с	VDDE2	TDI	VDD	VSS	REFCLK	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4							EMIOS31	CNRXB	CNRXD	VDDEHS	PCSC1	VSSPMC	VDD	VDDEH6	XTAL	
D	ENGCLK	VDD	VSS FEC_RX_D	FEC_TXD0		PCSA5	SOUTA	SCKA	PCSBO	PCSB3	EMIOS2	-	-		-			EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDFLA	
E	VDD	VSS	V	FEC_TX_EN		PCSAD	PCSA3	SCKB	SINB	EMIOSO	EMIOS3						EMIOS25		CNRXA	CNRXC	PCSCO	SINC	PCSC2	PCSC5	VSS	VDD	
F	VSS	VDDE2A	FEC_RXD0	FEC_RXD1	VDDEH3A	PCS85	SINA	PCSB2	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	EMIOS12	EMIOS16	EMIOS20	EMIOS24	EMIOS28	CNTXA	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5	VSS	
	1	2	3	4	5	б	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	

Figure 2. MPC5777C 416-ball MAPBGA (full diagram)

2.2 516-ball MAPBGA pin assignments

Figure 3 shows the 516-ball MAPBGA pin assignments.

21 22 23 24 ANA1 AN29 ANSE ANB9 ANB12 ANB18 ANB21 AN28 25 ANA14 AN24 AN27 ANSO ANB10 ANB13 ANB19 ANB22 ANA5 ANATO AN32 ANBS ANA7 AN37 ANB11 ANB15 ANB20 FTRUARO ETPLIAS 1 ANAS ANA13 AN25 AN31 AN34 AN39 ETPUCO ETPUC1 A3 SD ANA16 SDE NB1 SE FTPUA27 FTPUA28 ETPUA29 ANAS ANA12 AN26 AN33 AN35 AN38 ANB14 ANB16 ANB17 ETPUC2 ETPUC3 D ETPUA23 ETPUA24 ETPUA25 ETPUA26 VSS VSS vss VSS ANB23 VSS VSS ETPUC4 ETPUCS ETPUCE ETPUA19 ETPUA20 ETPUA21 ETPUA22 TCRCLKC ETPUC7 ETPUC8 ETPUC9 ETPUC10 ETPUC11 G ETPUA11 ETPUA13 ETPUA15 ETPUA17 TPUA18 ETPUC12 ETPUC13 ETPUC14 ETPUC15 н ETPUAS ETPUA7 ETPUA8 **ETPUA3** TPUA14 ETPUA16 ETPUC19 ETPUC16 TPUC17 ETPUC18 ETPUC20 TPUC21 ETPUC22 J ETPUA1 ETPUA2 ETPUA9 ETPUA4 TPUA12 ETPUC23 TPUC24 ETPUC26 PUC27 K CRCLKA ETPUA TPUA10 TPUC28 ETPUC31 UC29 TXDB TXDA RXDA LCFG ETPUAD M NKPCF VSS D_DA N RESET WEC WE2 vss Ρ ADD9 4001 WE1 vss ADD R ADD1 ADD14 ADD т RDY мско MSEOO U COMP MSEO1 EVTI EVTO ٧ MDOO MDO3 MDO4 MDOS MDOG MD08 W MDO1 MDO7 MDOS MDO10 MDO12 MDO13 MDO1 AA AB TDO EMIOS29 тск EXTA AB AC TDI SCKB PCSB3 EMIOS24 EMIOS28 PCSCI CNTXE AC AD PCSB EMIOS18 EMIOS27 CNRX/ SCKC AD CRX AE EMIOS21 PCSCO SINC AE SOUTO A A 21

Figure 3. MPC5777C 516-ball MAPBGA (full diagram)

3 Electrical characteristics

The following information includes details about power considerations, DC/AC electrical characteristics, and AC timing specifications.

3.1 Absolute maximum ratings

Absolute maximum specifications are stress ratings only. Functional operation at these maxima is not guaranteed.

CAUTION

Stress beyond listed maxima may affect device reliability or cause permanent damage to the device.

See Operating conditions for functional operation specifications.

Electrical characteristics

Cumhal	Deveneter	Conditional	Va	11	
Symbol	Parameter	Conditions ¹	Min	Max	Unit
Cycle	Lifetime power cycles	—	—	1000k	—
V _{DD}	1.2 V core supply voltage ^{2, 3, 4}	—	-0.3	1.5	V
V _{DDEHx}	I/O supply voltage (medium I/O pads) ⁵	—	-0.3	6.0	V
V _{DDEx}	I/O supply voltage (fast I/O pads) ⁵	—	-0.3	6.0	V
V _{DDPMC}	Power Management Controller supply voltage ⁵	_	-0.3	6.0	V
V _{DDFLA}	Decoupling pin for flash regulator ⁶	—	-0.3	4.5	V
V _{STBY}	RAM standby supply voltage ⁵	—	-0.3	6.0	V
V _{SSA_SD}	SDADC ground voltage	Reference to V _{SS}	-0.3	0.3	V
V _{SSA_EQ}	eQADC ground voltage	Reference to V _{SS}	-0.3	0.3	V
V _{DDA_EQA/B}	eQADC supply voltage	Reference to V _{SSA_EQ}	-0.3	6.0	V
V _{DDA_SD}	SDADC supply voltage	Reference to V _{SSA_SD}	-0.3	6.0	V
V _{RL_SD}	SDADC ground reference	Reference to V _{SS}	-0.3	0.3	V
V _{RL_EQ}	eQADC ground reference	Reference to V _{SS}	-0.3	0.3	V
V _{RH_EQ}	eQADC alternate reference	Reference to V _{RL_EQ}	-0.3	6.0	V
V _{RH_SD}	SDADC alternate reference	Reference to V _{RL SD}	-0.3	6.0	V
V _{REFBYPC}	eQADC reference decoupling capacitor pins	REFBYPCA25, REFBYPCA75, REFBYPCB25, REFBYPC75	-0.3	6.0	V
V _{DDA_MISC}	TRNG and IRC supply voltage	—	-0.3	6.0	V
V _{DDPWR}	SMPS driver supply pin	—	-0.3	6.0	V
V _{SSPWR}	SMPS driver supply pin	Reference to V _{SS}	-0.3	0.3	V
$V_{SS} - V_{SSA_{EQ}}$	V _{SSA_EQ} differential voltage	—	-0.3	0.3	V
$V_{SS} - V_{SSA_SD}$	V _{SSA_SD} differential voltage	-	-0.3	0.3	V
$V_{SS} - V_{RL_{EQ}}$	V _{RL_EQ} differential voltage	—	-0.3	0.3	V
$V_{SS} - V_{RL_{SD}}$	V _{RL_SD} differential voltage	—	-0.3	0.3	V
V _{IN}	I/O input voltage range ⁷	—	-0.3	6.0	V
		Relative to V _{DDEx} /V _{DDEHx}	—	0.3	V
		Relative to V _{SS}	-0.3	_	V
I _{INJD}	Maximum DC injection current for digital pad	Per pin, applies to all digital pins	-5	5	mA
I _{INJA}	Maximum DC injection current for analog pad	Per pin, applies to all analog pins	-5	5	mA
I _{MAXSEG} ^{8, 9}	Maximum current per I/O power segment	_	-120	120	mA
T _{STG}	Storage temperature range and non- operating times	_	-55	175	°C
STORAGE	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range –40 °C to 60 °C	-	20	years
T _{SDR}	Maximum solder temperature ¹⁰ Pb-free package	_	-	260	°C

Table 1. Absolute maximum ratings

Table continues on the next page ...

Symbol	Parameter Conditions ¹ Moisture sensitivity level ¹¹ —	Value		Unit	
Symbol	Farameter	Conditions	Min	Max	Onit
MSL	Moisture sensitivity level ¹¹	—	_	3	—

- 1. Voltages are referred to V_{SS} if not specified otherwise
- Allowed 1.45 V 1.5 V for 60 seconds cumulative time at maximum T_J = 150 °C; remaining time as defined in note 3 and note 4
- 3. Allowed 1.375 V 1.45 V for 10 hours cumulative time at maximum T_J = 150 °C; remaining time as defined in note 4
- 4. 1.32 V 1.375 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.275 V at maximum T_J = 150 °C
- 5. Allowed 5.5 V 6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, T_J = 150 °C; remaining time at or below 5.5 V
- 6. Allowed 3.6 V 4.5 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset, T_J = 150 °C; remaining time at or below 3.6 V
- 7. The maximum input voltage on an I/O pin tracks with the associated I/P supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations.
- The sum of all controller pins (including both digital and analog) must not exceed 200 mA. A V_{DDEx}/V_{DDEHx} power segment is defined as one or more GPIO pins located between two V_{DDEx}/V_{DDEHx} supply pins.
- 9. The average current values given in I/O pad current specifications should be used to calculate total I/O segment current.
- 10. Solder profile per IPC/JEDEC J-STD-020D
- 11. Moisture sensitivity per JEDEC test method A112

3.2 Electromagnetic interference (EMI) characteristics

Test reports with EMC measurements to IC-level IEC standards are available on request.

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to nxp.com and perform a keyword search for "radiated emissions."

3.3 Electrostatic discharge (ESD) characteristics

Symbol	Parameter	Conditions	Value	Unit
V _{HBM}	ESD for Human Body Model (HBM)	All pins	2000	V
V _{CDM}	ESD for Charged Device Model (CDM)	Corner pins	750	V
		Non-corner pins	500	

Table 2. ESD Ratings^{1, 2}

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

 A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements.

3.4 Operating conditions

The following table describes the operating conditions for the device, and for which all specifications in the data sheet are valid, except where explicitly noted.

If the device operating conditions are exceeded, the functionality of the device is not guaranteed.

Cumb al	Deveneter	Conditions		Value				
Symbol	Parameter	Conditions	Min	Тур	Max	- Unit		
		Frequency			•	-		
f _{SYS}	Device operating frequency ¹	_	—	_	264 ²	MHz		
f _{PLATF}	Platform operating frequency	—	—	_	132	MHz		
f _{ETPU}	eTPU operating frequency	—	—		200	MHz		
f _{EBI}	EBI operating frequency	_	—		66	MHz		
f _{PER}	Peripheral block operating frequency	—	—		132	MHz		
f _{FM_PER}	Frequency-modulated peripheral block operating frequency	_	-	—	132	MHz		
t _{CYC}	Platform clock period	—	_	_	1/f _{PLATF}	ns		
t _{CYC_ETPU}	eTPU clock period	—	_		1/f _{ETPU}	ns		
t _{CYC_PER}	Peripheral clock period	—	—		1/f _{PER}	ns		
		Temperature						
TJ	Junction operating temperature range	Packaged devices	-40.0	—	150.0	°C		
$T_A (T_L \text{ to } T_H)$	Ambient operating temperature range	Packaged devices	-40.0		125.0 ³	°C		
		Voltage	- 1		1	1		
V _{DD}	External core supply voltage ^{4, 5}	LVD/HVD enabled	1.2		1.32	V		
		LVD/HVD disabled ^{6, 7, 8, 9}	1.2		1.38	1		
V _{DDA_MISC}	TRNG and IRC supply voltage	—	3.5	_	5.5	V		
V _{DDEx}	I/O supply voltage (fast I/O pads)	5 V range	4.5		5.5	V		
		3.3 V range	3.0		3.6			
V _{DDEHx} 9	I/O supply voltage (medium I/O	5 V range	4.5		5.5	V		
	pads)	3.3 V range	3.0		3.6			
V _{DDEH1}	eTPU_A, eSCI_A, eSCI_B, and configuration I/O supply voltage (medium I/O pads)	5 V range	4.5	—	5.5	V		
V _{DDPMC} ¹⁰	Power Management Controller (PMC) supply voltage	Full functionality	3.15	—	5.5	V		
V _{DDPWR}	SMPS driver supply voltage	Reference to V _{SSPWR}	3.0		5.5	V		
V _{DDFLA}	Flash core voltage	—	3.15	_	3.6	V		
V _{STBY}	RAM standby supply voltage	—	0.95 ¹¹		5.5	V		

Table 3. Device operating conditions

Table continues on the next page...

O-multiple	Demonstern					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{STBY_BO}	Standby RAM brownout flag trip point voltage	—	-	—	0.9 ¹²	V
V _{RL_SD}	SDADC ground reference voltage	—		V _{SSA_SD}		V
V _{DDA_SD}	SDADC supply voltage ¹³	—	4.5	—	5.5	V
V _{DDA_EQA/B}	eQADC supply voltage	—	4.75	—	5.25	V
V _{RH_SD}	SDADC reference	-	4.5	V _{DDA_SD}	5.5	V
$V_{DDA_SD} - V_{RH_SD}$	SDADC reference differential voltage	—	_	—	25	mV
$V_{SSA_SD} - V_{RL_SD}$	V _{RL_SD} differential voltage	-	-25	—	25	mV
V _{RH_EQ}	eQADC reference	—	4.75	—	5.25	V
V _{DDA_EQA/B} – V _{RH_EQ}	eQADC reference differential voltage	—	_	—	25	mV
$V_{SSA_EQ} - V_{RL_EQ}$	V _{RL_EQ} differential voltage	-	-25	—	25	mV
$V_{SSA_EQ} - V_{SS}$	V _{SSA_EQ} differential voltage	—	-25	—	25	mV
$V_{SSA_SD} - V_{SS}$	V _{SSA_SD} differential voltage	-	-25	—	25	mV
V _{RAMP}	Slew rate on power supply pins	—	_	—	100	V/ms
		Current				
I _{IC}	DC injection current (per pin) ^{14,} 15, 16	Digital pins and analog pins	-3.0	—	3.0	mA
I _{MAXSEG}	Maximum current per power segment ^{17, 18}	—	-80	—	80	mA

Table 3.	Device o	perating	conditions ((continued))
----------	-----------------	----------	--------------	-------------	---

- Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5777C Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 2. If frequency modulation (FM) is enabled, the maximum frequency still cannot exceed this value.
- 3. The maximum specification for operating junction temperature T_J must be respected. Thermal characteristics provides details.
- 4. Core voltage as measured on device pin to guarantee published silicon performance
- 5. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. See power management and reset management for description.
- 6. Maximum core voltage is not permitted for entire product life. See absolute maximum rating.
- 7. When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- 8. This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 9. This spec does not apply to V_{DDEH1}.
- 10. When internal flash memory regulator is used:
 - Flash memory read operation is supported for a minimum V_{DDPMC} value of 3.15 V.
 - Flash memory read, program, and erase operations are supported for a minimum V_{DDPMC} value of 3.5 V.

When flash memory power is supplied externally (V_{DDPMC} shorted to V_{DDFLA}): The V_{DDPMC} range must be within the limits specified for LVD_FLASH and HVD_FLASH monitoring. Table 29 provides the monitored LVD_FLASH and HVD_FLASH limits.

- 11. If the standby RAM regulator is not used, the V_{STBY} supply input pin must be tied to ground.
- 12. V_{STBY_BO} is the maximum voltage that sets the standby RAM brownout flag in the device logic. The minimum voltage for RAM data retention is guaranteed always to be less than the V_{STBY_BO} maximum value.

- 13. For supply voltages between 3.0 V and 4.0 V there will be no guaranteed precision of ADC (accuracy/linearity). ADC will recover to a fully functional state when the voltage rises above 4.0 V.
- 14. Full device lifetime without performance degradation
- 15. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See the absolute maximum ratings table for maximum input current for reliability requirements.
- 16. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current will be injected through the clamp diode to the supply rail. For external RC network calculation, assume a typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature.
- 17. The sum of all controller pins (including both digital and analog) must not exceed 200 mA. A V_{DDEx}/V_{DDEHx} power segment is defined as one or more GPIO pins located between two V_{DDEx}/V_{DDEHx} supply pins.
- 18. The average current values given in I/O pad current specifications should be used to calculate total I/O segment current.

3.5 DC electrical specifications

NOTE

 I_{DDA_MISC} is the sum of current consumption of IRC, I_{TRNG} , and I_{STBY} in the 5 V domain. IRC current is provided in the IRC specifications.

NOTE

I/O, XOSC, EQADC, SDADC, and Temperature Sensor current specifications are in those components' dedicated sections.

Symbol	Parameter	Conditions	Valu			Unit
Symbol	Farameter	Conditions	Min	Тур	Max 1.35 1.4 85 40 70 35 10 40 5 25 1140	Unit
I _{DD}	Operating current on the V _{DD} core logic supply ¹	LVD/HVD enabled, V_{DD} = 1.2 V to 1.32 V		0.65	1.35	A
		LVD/HVD disabled, $V_{DD} = 1.2 V$ to 1.38 V	_	0.65	1.4	
I _{DD_PE}	Operating current on the V _{DD} supply for flash memory program/erase	-	_	—	85	mA
IDDPMC	Operating current on the V _{DDPMC} supply ²	Flash memory read	_	—	40	mA
		Flash memory program/erase	_	—	70	
		PMC only	_	—	35	
	Operating current on the V _{DDPMC} supply (internal core regulator bypassed)	Flash memory read		—	10	mA
		Flash memory program/erase	_	—	40	
		PMC only	_	—	5	
I _{REGCTL}	Core regulator DC current output on V_{REGCTL} pin	-		-	25	mA
I _{STBY}	Standby RAM supply current ($T_J = 150^{\circ}C$)	1.08 V	_	—	1140	μA
		1.25 V to 5.5 V	_	—	1170	
I _{DD_PWR}	Operating current on the V _{DDPWR} supply	-	_	—	50	mA
I _{BG_REF}	Bandgap reference current consumption ³		—	—	600	μA
I _{TRNG}	True Random Number Generator current	-	_	-	2.1	mA

Table 4. DC electrical specifications

and

- 1. I_{DD} measured on an application-specific pattern with all cores enabled at full frequency, T_J = 40°C to 150°C. Flash memory program/erase current on the V_{DD} supply not included.
- 2. This value is considering the use of the internal core regulator with the simulation of an external transistor with the minimum value of h_{FE} of 60.
- 3. This bandgap reference is for EQADC calibration and Temperature Sensors.

I/O pad specifications 3.6

LVDS pads

Input-only pads

The following table describes the different pad types on the chip.

Low Voltage Differential Signal interface pads

Pad type	Description
General-purpose I/O pads	General-purpose I/O and EBI data bus pads with four selectable output slew rate settings; also called SR pads
EBI pads	Provide necessary speed for fast external memory interfaces on the EBI CLKOUT, address, and control signals; also called FC pads

Low-input-leakage pads that are associated with the ADC channels

Table 5. I/O pad specification descriptions

NOTE

Each I/O pin on the device supports specific drive configurations. See the signal description table in the device reference manual for the available drive configurations for each I/O pin.

NOTE

Throughout the I/O pad specifications, the symbol V_{DDEx} represents all V_{DDEx} and V_{DDEHx} segments.

Input pad specifications 3.6.1

Table 6 provides input DC electrical characteristics as described in Figure 4.






Figure 4. I/O input DC electrical characteristics definition

Symbol	Parameter	Conditions		Value		Unit
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IHCMOS_H}	Input high level CMOS (with	3.0 V < V _{DDEx} < 3.6 V and	0.65 * V _{DDEx}		V _{DDEx} + 0.3	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
VIHCMOS	Input high level CMOS (without	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.55 * V _{DDEx}	_	V _{DDEx} + 0.3	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{ILCMOS_H}	Input low level CMOS (with	3.0 V < V _{DDEx} < 3.6 V and	-0.3		0.35 * V _{DDEx}	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
VILCMOS	Input low level CMOS (without	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	-0.3		0.4 * V _{DDEx}	V
	hysteresis)	4.5 V < V _{DDEx} < 5.5 V				
V _{HYSCMOS}	Input hysteresis CMOS	$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$ and	0.1 * V _{DDEx}	_	—	V
		4.5 V < V _{DDEx} < 5.5 V				
		Input Characteristics ¹				
I _{LKG}	Digital input leakage	$V_{SS} < V_{IN} < V_{DDEx}/V_{DDEHx}$		—	2.5	μA
I _{LKG_FAST}	Digital input leakage for EBI address/control signal pads	$V_{SS} < V_{IN} < V_{DDEx}/V_{DDEHx}$	—	—	2.5	μA
I _{LKGA}	Analog pin input leakage (5 V range)	$V_{SSA_SD} < V_{IN} < V_{DDA_SD},$ $V_{SSA_EQ} < V_{IN} < V_{DDA_EQA/B}$	—	—	220	nA
C _{IN}	Digital input capacitance	GPIO and EBI input pins	—		7	pF

Table 6.	I/O input DC electrical characteristics
----------	---

1. For LFAST, microsecond bus, and LVDS input characteristics, see dedicated communication module sections.

Table 7 provides current specifications for weak pullup and pulldown.

Symbol	Parameter	Conditions		Value			
Symbol		Conditions	Min	Тур	Max	Unit	
I _{WPU}	Weak pullup current	V _{IN} = 0.35 * V _{DDEx}	40	—	120	μA	
		4.5 V < V _{DDEx} < 5.5 V					
		V _{IN} = 0.35 * V _{DDEx}	25	—	80		
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$					
I _{WPD}	Weak pulldown current	V _{IN} = 0.65 * V _{DDEx}	40	—	120	μA	
		4.5 V < V _{DDEx} < 5.5 V					
		V _{IN} = 0.65 * V _{DDEx}	25	—	80		
		3.0 V < V _{DDEx} < 3.6 V					

Table 7. I/O pullup/pulldown DC electrical characteristics

The specifications in Table 8 apply to the pins ANA0_SDA0 to ANA7, ANA16_SDB0 to ANA23_SDC3, and ANB0_SDD0 to ANB7_SDD7.

 Table 8. I/O pullup/pulldown resistance electrical characteristics

Symbol	Parameter	Conditions		Unit		
			Min	Тур	Мах	Unit
R _{PUPD}	PD Analog input bias / diagnostic pullup/ pulldown resistance	200 kΩ	130	200	280	kΩ
		100 kΩ	65	100	140	
		5 kΩ	1.4	5	7.5	
Δ_{PUPD}	R _{PUPD} pullup/pulldown resistance mismatch				5	%

3.6.2 Output pad specifications

Figure 5 shows output DC electrical characteristics.




Figure 5. I/O output DC electrical characteristics definition

The following tables specify output DC electrical characteristics.

Table 9.	GPIO and EBI data pad output buffer electrical characteristics (SR
	pads) ¹

Symbol Parameter		Conditions ²			Unit		
Symbol	Falametei	Conditions		Min	Тур	Max	
I _{OH}	GPIO pad output high	V _{OH} = 0.8 * V _{DDEx}	PCR[SRC] = 11b or 01b	25	—	—	mA
	current	4.5 V < V _{DDEx} < 5.5 V	PCR[SRC] = 10b or 00b	15	_	—	
		V _{OH} = 0.8 * V _{DDEx}	PCR[SRC] = 11b or 01b	13			
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	PCR[SRC] = 10b or 00b	8	—	—	
I _{OL}	GPIO pad output low	$V_{OL} = 0.2 * V_{DDEx}$	PCR[SRC] = 11b or 01b	48	_		mA
	current	4.5 V < V _{DDEx} < 5.5 V	PCR[SRC] = 10b or 00b	22	—	—	
		$V_{OL} = 0.2 * V_{DDEx}$	PCR[SRC] = 11b or 01b	17	_	_	
		$3.0 \text{ V} < \text{V}_{\text{DDEx}} < 3.6 \text{ V}$	PCR[SRC] = 10b or 00b	10.5		_	

Table continues on the next page...

Table 9. GPIO and EBI data pad output buffer electrical characteristics (SR pads)¹ (continued)

Symbol Pa	Parameter	Conditions ²	Conditions ²		Value ³		
Symbol Parameter					Тур	Max	Uni
t _{R_F}	GPIO pad output	PCR[SRC] = 11b	C _L = 25 pF	—		1.2	ns
	transition time (rise/fall)	4.5 V < V _{DDEx} < 5.5 V	C _L = 50 pF	_		2.5	
			C _L = 200 pF	_	_	8	
		PCR[SRC] = 11b	C _L = 25 pF	_	—	1.7	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 50 pF	_		3.25	
			C _L = 200 pF	—		12	
		PCR[SRC] = 10b	C _L = 50 pF	—	_	5	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	—	_	18]
		PCR[SRC] = 10b	C _L = 50 pF	_	_	7	1
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	25]
		PCR[SRC] = 01b	C _L = 50 pF	_	_	13	1
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	-	—	24	1
			C _L = 50 pF	—		25	
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_	_	30	1
		PCR[SRC] = 00b	C _L = 50 pF	_		24	-
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_		50	
		PCR[SRC] = 00b	C _L = 50 pF	_		40	1
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_		51	
t _{PD}	GPIO pad output		C _L = 50 pF	_		6	ns
	propagation delay time	4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF			13	
			C _L = 50 pF			8.25	-
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	_		19.5	
		PCR[SRC] = 10b	C _L = 50 pF			9	-
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF	_		22	1
			C _L = 50 pF			12.5	1
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF	—		35	1
		PCR[SRC] = 01b	C _L = 50 pF			27	1
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF			40	1
		PCR[SRC] = 01b	C _L = 50 pF			45	1
		3.0 V < V _{DDEx} < 3.6 V	C _L = 200 pF			65	1
	PCR[SRC] = 00b	C _L = 50 pF			40	1	
		4.5 V < V _{DDEx} < 5.5 V	C _L = 200 pF			65	1
		C _L = 50 pF			75	1	
		3.0 V < V _{DDEx} < 3.6 V				100	1
skew_wl	Difference between rise and fall time					25	%

1. All GPIO pad output specifications are valid for 3.0 V < V_{DDEx} < 5.5 V, except where explicitly stated.

- 2. PCR[SRC] values refer to the setting of that register field in the SIU.
- 3. All values to be confirmed during device validation.

The following table shows the EBI CLKOUT, address, and control signal pad electrical characteristics. These pads can also be used for GPIO.

Table 10. GPIO and EBI CLKOUT, address, and control signal pad output buffer electrical characteristics (FC pads)

Symbol	Parameter Conditions ¹			Value		Uni	
Symbol	Parameter	Conditions		Min	Тур	Max	
	EBI Mod	e Output Specification	ns: valid for 3.0 V < \	V _{DDEx} < 3.6 V	1		
C _{DRV}	External bus load	PCR[DSC] = 01b		—	_	10	pF
	capacitance	PCR[DSC] = 10b		—		20	
		PCR[DSC] = 11b		—		30	
f _{MAX_EBI}	External bus maximum operating frequency	C _{DRV} = 10/20/30 pF		-	—	66	MH
		GPIO and EBI Mode	Output Specificatio	ns		1	
I _{OH_EBI}		V _{OH} = 0.8 * V _{DDEx}	PCR[DSC] = 11b	30	_		mA
	pad output high current	4.5 V < V _{DDEx} < 5.5 V	PCR[DSC] = 10b	22	_		1
			PCR[DSC] = 01b	13	_	—	1
			PCR[DSC] = 00b	2	_	—	
		V _{OH} = 0.8 * V _{DDEx}	PCR[DSC] = 11b	16	_	—	
		3.0 V < V _{DDEx} < 3.6 V	PCR[DSC] = 10b	12			
			PCR[DSC] = 01b	7			
			PCR[DSC] = 00b	1	_	_	
I _{OL_EBI}	EBI GPIO and external bus	V _{OL} = 0.2 * V _{DDEx}	PCR[DSC] = 11b	54			m
	pad output low current	4.5 V < V _{DDEx} < 5.5 V	PCR[DSC] = 10b	25			
			PCR[DSC] = 01b	16	_		
			PCR[DSC] = 00b	2		_	
		$V_{OL} = 0.2 * V_{DDEx}$	PCR[DSC] = 11b	17			
		3.0 V < V _{DDEx} < 3.6 V	PCR[DSC] = 10b	14	_	_	
			PCR[DSC] = 01b	8			
			PCR[DSC] = 00b	1			
t _{R_F_EBI}	GPIO and external bus	PCR[DSC] = 11b	C _L = 30 pF			1.5	n
	pad output transition		C _L = 50 pF			2.4	
	time (rise/fall)	PCR[DSC] = 10b	C _L = 20 pF			1.5	
		PCR[DSC] = 01b	C _L = 10 pF		_	1.85	
		PCR[DSC] = 00b	C _L = 50 pF			45	
t _{PD_EBI}	GPIO and external bus	PCR[DSC] = 11b	C _L = 30 pF			4.2	ns
_	pad output propagation		C _L = 50 pF	<u> </u>		5.5	
	delay time	PCR[DSC] = 10b	C _L = 20 pF			4.2	
		PCR[DSC] = 01b	C _L = 10 pF			4.4	1
		PCR[DSC] = 00b	C _L = 50 pF			59	1

1. PCR[DSC] values refer to the setting of that register field in the SIU.

3.6.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segments. Each I/O supply segment is associated with a V_{DDEx} supply segment.

Table 11 provides I/O consumption figures.

To ensure device reliability, the average current of the I/O on a single segment should remain below the I_{MAXSEG} value given in Table 1.

To ensure device functionality, the average current of the I/O on a single segment should remain below the I_{MAXSEG} value given in Table 3.

NOTE

The MPC5777C I/O Signal Description and Input Multiplexing Tables are contained in a Microsoft Excel® file attached to the Reference Manual. In the spreadsheet, select the I/O Signal Table tab.

Symbol	Parameter	Conditions		Value		Unit
Symbol		Conditions	Min	Тур	Мах	
I _{AVG_GPIO}	Average I/O current for GPIO pads	C _L = 25 pF, 2 MHz	—	—	0.42	mA
	(per pad)	$V_{DDEx} = 5.0 V \pm 10\%$				
		C _L = 50 pF, 1 MHz	_	_	0.35	
		$V_{DDEx} = 5.0 V \pm 10\%$				
I _{AVG_EBI}		$C_{DRV} = 10 \text{ pF}, f_{EBI} = 66 \text{ MHz}$			9	mA
	bus output pins (per pad)	$V_{DDEx} = 3.3 V \pm 10\%$				
		$C_{DRV} = 20 \text{ pF}, f_{EBI} = 66 \text{ MHz}$		_	18	
		$V_{DDEx} = 3.3 V \pm 10\%$				
		$C_{DRV} = 30 \text{ pF}, \text{ f}_{EBI} = 66 \text{ MHz}$	_	_	30	
		$V_{DDEx} = 3.3 V \pm 10\%$				

Table 11. I/O consumption

3.7 Oscillator and PLL electrical specifications

The on-chip dual PLL—consisting of the peripheral clock and reference PLL (PLL0) and the frequency-modulated system PLL (PLL1)—generates the system and auxiliary clocks from the main oscillator driver.




Figure 6. PLL integration

3.7.1 PLL electrical specifications

Table 12. PLL0 electrical characteristics

Symbol	Parameter	Conditions	Value			Unit
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL0IN}	PLL0 input clock ^{1, 2}	—	8	_	44	MHz
Δ_{PLL0IN}	PLL0 input clock duty cycle ²	—	40	_	60	%
f _{PLL0VCO}	PLL0 VCO frequency	—	600	_	1250	MHz
f _{PLL0PHI}	PLL0 output frequency	—	4.762	—	200	MHz
t _{PLL0LOCK}	PLL0 lock time	—	-	_	110	μs
$ \Delta_{PLL0PHISPJ} $	PLL0_PHI single period jitter	f _{PLL0PHI} = 200 MHz, 6-sigma	_	_	200	ps
	f _{PLL0IN} = 20 MHz (resonator)					
$ \Delta_{PLL0PHI1SPJ} $	PLL0_PHI1 single period jitter	f _{PLL0PHI1} = 40 MHz, 6-sigma	_	_	300 ³	ps
	f _{PLL0IN} = 20 MHz (resonator)					
$\Delta_{PLL0LTJ}$	PLL0 output long term jitter ³	10 periods accumulated jitter (80 MHz		_	±250	ps
	f _{PLL0IN} = 20 MHz (resonator),	equivalent frequency), 6-sigma pk-pk				
	VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	_	±300	ps
		long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps
I _{PLL0}	PLL0 consumption	FINE LOCK state	_	—	7.5	mA

 f_{PLLOIN} frequency must be scaled down using PLLDIG_PLL0DV[PREDIV] to ensure PFD input signal is in the range 8 MHz to 20 MHz.

2. PLLOIN clock retrieved directly from either internal IRC or external XOSC clock. Input characteristics are granted when using internal IRC or external oscillator is used in functional mode.

3. Noise on the V_{DD} supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V_{DD} supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

Symbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min	Тур	Max	
f _{PLL1IN}	PLL1 input clock ¹	—	38	_	78	MHz
Δ _{PLL1IN}	PLL1 input clock duty cycle ¹	—	35	_	65	%
f _{PLL1VCO}	PLL1 VCO frequency	—	600	_	1250	MHz
f _{PLL1PHI}	PLL1 output clock PHI	—	4.762	—	264	MHz
t _{PLL1LOCK}	PLL1 lock time	—	—	—	100	μs
Δ _{PLL1PHISPJ}	PLL1_PHI single period peak-to- peak jitter	f _{PLL1PHI} = 200 MHz, 6- sigma		_	500 ²	ps
f _{PLL1MOD}	PLL1 modulation frequency	—	—	_	250	kHz
δ _{PLL1MOD}	PLL1 modulation depth (when	Center spread	0.25	_	2	%
	enabled)	Down spread	0.5	—	4	%
I _{PLL1}	PLL1 consumption	FINE LOCK state	—	—	6	mA

Table 13. PLL1 electrical characteristics

1. PLL1IN clock retrieved directly from either internal PLL0 or external XOSC clock. Input characteristics are granted when using internal PLL0 or external oscillator in functional mode.

2. Noise on the V_{DD} supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V_{DD} supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

3.7.2 Oscillator electrical specifications

NOTE

All oscillator specifications in Table 14 are valid for $V_{DDEH6} = 3.0 \text{ V}$ to 5.5 V.

Table 14. External oscillator (XOSC) electrical specifications

Symbol	Parameter	Conditions	Va	Unit	
		Conditions	Min	Мах	
f _{XTAL}	Crystal frequency range	_	8	40	MHz
t _{cst}	Crystal start-up time ^{1, 2}	T _J = 150 °C	—	5	ms
t _{rec}	Crystal recovery time ³	_	—	0.5	ms
VIHEXT	EXTAL input high voltage (external reference)	V _{REF} = 0.28 * V _{DDEH6}	V _{REF} + 0.6	_	V
V _{ILEXT}	EXTAL input low voltage (external reference)	V _{REF} = 0.28 * V _{DDEH6}	—	V _{REF} – 0.6	V
C _{S_EXTAL}	Total on-chip stray capacitance on EXTAL pin ⁴	416-ball MAPBGA	2.3	3.0	pF
		516-ball MAPBGA	2.1	2.8	
C _{S_XTAL}	Total on-chip stray capacitance on XTAL pin ⁴	416-ball MAPBGA	2.3	3.0	pF
		516-ball MAPBGA	2.2	2.9	
9 _m	Oscillator transconductance ⁵	Low	3	10	mA/V
		Medium	10	27	1
		High	12	35	

Table continues on the next page ...

Table 14. External oscillator (XOSC) electrical specifications (continued)

Symbol	Parameter	Conditions	Value		Unit
	Falantelei	Min Max			
V _{EXTAL}	Oscillation amplitude on the EXTAL pin after startup ⁶	—	0.5	1.6	V
V _{HYS}	Comparator hysteresis	—	0.1	1.0	V
I _{XTAL}	XTAL current ^{6, 7}	—		14	mA

1. This value is determined by the crystal manufacturer and board design.

- 2. Proper PC board layout procedures must be followed to achieve specifications.
- 3. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
- 4. See crystal manufacturer's specification for recommended load capacitor (C_L) values. The external oscillator requires external load capacitors when operating in a "low" transconductance range. Account for on-chip stray capacitance (C_{S_EXTAL}/C_{S_XTAL}) and PCB capacitance when selecting a load capacitor value. When operating in a "medium" or "high" transconductance range, the integrated load capacitor value is selected via software to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- 5. Select a "low," "medium," or "high" setting using the UTEST Miscellaneous DCF client's XOSC_LF_EN and XOSC_EN_HIGH fields. "Low" is the setting commonly used for crystals at 8 MHz, "medium" is commonly used for crystals greater than 8 MHz to 20 MHz, and "high" is commonly used for crystals greater than 20 MHz to 40 MHz. However, the user must characterize carefully to determine the best g_m setting for the intended application because crystal load capacitance, board layout, and other factors affect the g_m value that is needed. The user may need an additional Rshunt to optimize g_m depending on the system environment. Use of overtone crystals is not recommended.
- 6. Amplitude on the EXTAL pin after startup is determined by the ALC block (that is, the Automatic Level Control Circuit). The function of the ALC is to provide high drive current during oscillator startup, while reducing current after oscillation to reduce power, distortion, and RFI, and to avoid over-driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
- I_{XTAL} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator. The current after oscillation is typically in the 2–3 mA range and is dependent on the load and series resistance of the crystal. Test circuit is shown in Figure 7.

load_cap_sel[4:0] from DCF record	Load capacitance ^{1, 2} (pF)
00000	1.8
00001	2.8
00010	3.7
00011	4.6
00100	5.6
00101	6.5
00110	7.4
00111	8.4
01000	9.3
01001	10.2
01010	11.2
01011	12.1
01100	13.0
01101	13.9

Table 15. Selectable load capacitance

Table continues on the next page...

load_cap_sel[4:0] from DCF record	Load capacitance ^{1, 2} (pF)
01110	14.9
01111	15.8

Table 15. Selectable load capacitance (continued)

- 1. Values are determined from simulation across process corners and voltage and temperature variation. Capacitance values vary ±12% across process, 0.25% across voltage, and no variation across temperature.
- 2. Values in this table do not include the die and package capacitances given by C_{S_XTAL}/C_{S_EXTAL} in Table 14.




Figure 7. Test circuit

Table 16. Internal RC (IRC) oscillator electrical specifications

Symbol	Parameter	Conditions	Value			Unit
Symbol	Falancici	Conditions	Min	Тур	Max	
f _{Target}	IRC target frequency	_	_	16		MHz
δf _{var_T}	IRC frequency variation	T < 150 °C	-8	_	8	%

3.8 Analog-to-Digital Converter (ADC) electrical specifications

3.8.1 Enhanced Queued Analog-to-Digital Converter (eQADC) Table 17. eQADC conversion specifications (operating)

Symbol	Parameter	Va	Unit	
Symbol	Parameter	Min	Max	
f _{ADCLK}	ADC Clock (ADCLK) Frequency	2	33	MHz
CC	Conversion Cycles	2 + 13	128 + 15	ADCLK cycles
T _{SR}	Stop Mode Recovery Time ¹	10	_	μs
—	Resolution ²	1.25	—	mV
INL	INL: 16.5 MHz eQADC clock ³	-4	4	LSB ⁴
	INL: 33 MHz eQADC clock ³	-6	6	LSB
DNL	DNL: 16.5 MHz eQADC clock ³	-3	3	LSB
	DNL: 33 MHz eQADC clock ³	-3	3	LSB
OFFNC	Offset Error without Calibration	0	140	LSB
OFFWC	Offset Error with Calibration	-8	8	LSB
GAINNC	Full Scale Gain Error without Calibration	-150	0	LSB
GAINWC	Full Scale Gain Error with Calibration	-8	8	LSB
I _{INJ}	Disruptive Input Injection Current ^{5, 6, 7, 8}	-3	3	mA
E _{INJ}	Incremental Error due to injection current ^{9, 10}	_	+4	Counts
TUE	TUE value ^{11, 12} (with calibration)	—	±8	Counts
GAINVGA1	Variable gain amplifier accuracy (gain = 1) ¹³	-	-	Counts ¹⁵
	INL, 16.5 MHz ADC	-4	4	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-3 ¹⁴	3 ¹⁴	
	DNL, 33 MHz ADC	-3 ¹⁴	3 ¹⁴	
GAINVGA2	Variable gain amplifier accuracy (gain = 2) ¹³	-	-	Counts
	INL, 16.5 MHz ADC	-5	5	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-3	3	
	DNL, 33 MHz ADC	-3	3	
GAINVGA4	Variable gain amplifier accuracy (gain = 4) ¹³	-	-	Counts
	INL, 16.5 MHz ADC	-7	7	
	INL, 33 MHz ADC	8	8	
	DNL, 16.5 MHz ADC	-4	4	
	DNL, 33 MHz ADC	-4	4	
1	Current consumption per ADC (two ADCs per EQADC)	-4	4	mA
I _{ADC}	Reference voltage current consumption per EQADC		-	
I _{ADR}			200	μΑ

1. Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

At V_{RH_EQ} – V_{RL_EQ} = 5.12 V, one count = 1.25 mV without using pregain. Based on 12-bit conversion result; does not account for AC and DC errors

- 3. INL and DNL are tested from V_{RL} + 50 LSB to V_{RH} 50 LSB.
- 4. At $V_{RH_{EQ}} V_{RL_{EQ}} = 5.12 \text{ V}$, one LSB = 1.25 mV.

- 5. Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V_{BH} and \$000 for values less than V_{BL}. Other channels are not affected by non-disruptive conditions.
- 6. Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using V_{POSCLAMP} = V_{DDA} + 0.5 V and V_{NEGCLAMP} = -0.3 V, then use the larger of the calculated values.
- 8. Condition applies to two adjacent pins at injection limits.
- 9. Performance expected with production silicon.
- 10. All channels have same 10 k Ω < Rs < 100 k Ω Channel under test has Rs = 10 k Ω , $I_{INJ}=I_{INJMAX}$, I_{INJMIN} .
- 11. The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.
- 12. TUE does not apply to differential conversions.
- Variable gain is controlled by setting the PRE_GAIN bits in the ADC_ACR1-8 registers to select a gain factor of ×1, ×2, or ×4. Settings are for differential input only. Tested at ×1 gain. Values for other settings are guaranteed as indicated.
- 14. Guaranteed 10-bit monotonicity.
- 15. At $V_{RH_EQ} V_{RL_EQ}$ = 5.12 V, one LSB = 1.25 mV.

3.8.2 Sigma-Delta ADC (SDADC)

The SDADC is a 16-bit Sigma-Delta analog-to-digital converter with a 333 Ksps maximum output conversion rate.

NOTE

The voltage range is 4.5 V to 5.5 V for SDADC specifications, except where noted otherwise.

Symbol	Parameter	Conditions		Value			
Symbol			Min	Тур	Мах	Unit	
V _{IN}	ADC input signal	—	0	—	V _{DDA_SD}	V	
V _{IN_PK2PK} 1	Input range peak to peak	Single ended V _{INM} = V _{RL_SD}		V _{RH_SD} /GAIN			
	V _{IN_PK2PK} = V _{INP} ² - V _{INM} , ³	Single ended $V_{INM} = 0.5^*V_{RH_{SD}}$ GAIN = 1		±0.5*V _{RH_SD}			
		Single ended $V_{INM} = 0.5^* V_{RH_{SD}}$ GAIN = 2,4,8,16	±V _{RH_SD} /GAIN				
		Differential 0 < V _{IN} < V _{DDEx}		±V _{RH_SD} /GAIN			
f _{ADCD_M}	SD clock frequency ⁴	—	4	14.4	16	MHz	
f _{ADCD_S}	Conversion rate	—	—	—	333	Ksps	
_	Oversampling ratio	Internal modulator	24	—	256	—	
RESOLUTION	SD register resolution ⁵	2's complement notation		16		bit	

Table 18. SDADC electrical specifications

Table continues on the next page...