# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# SRC0

# Smart push-button on/off controller with Smart Reset<sup>™</sup> and power-on lockout

#### Datasheet - production data

- Industrial operating temperature -40 to +85 °C
- Available in TDFN12 2 x 3 mm package

## **Applications**

- Wearable
- Activity tracker
- Smartwatch
- Smartglasses

## **Features**

- Operating voltage 1.6 V to 5.5 V
- Low standby current of 0.6 μA
- Adjustable Smart Reset<sup>™</sup> assertion delay time driven by external C<sub>SRD</sub>
- Power-up duration determined primarily by push-button press
- Debounced PB and SR inputs
- PB and SR ESD inputs withstand voltage up to ±15 kV (air discharge) ±8 kV (contact discharge)
- Active high or active low enable output option (EN or EN) provides control of MOSFET, DC-DC converter, regulator, etc.
- Secure startup, interrupt, Smart Reset<sup>™</sup> or power-down driven by push-button
- Precise 1.5 V voltage reference with 1% accuracy

#### Table 1. Device summary

Device	RST	C <sub>SRD</sub>	PB / SR	EN or EN	INT	Startup process
SRC0	open drain <sup>(1)</sup>	3	3	push-pull	open drain <sup>(1)</sup>	PB must be held low until the PS <sub>HOLD</sub> <sup>(2)</sup> confirmation

1. External pull-up resistor needs to be connected to open drain outputs.

2. For a successful startup, the PS<sub>HOLD</sub> (Power Supply Hold) needs to be pulled high within specific time, t<sub>ON BLANK</sub>.

May 2014

#### DocID026008 Rev 2

This is information on a product in full production.

1/48



1	Description
2	Pin descriptions
3	Operation
4	Waveforms
5	Typical operating characteristics
6	Maximum ratings
7	DC and AC characteristics 39
8	Package mechanical data 42
9	Product selector
10	Revision history



## List of tables

Table 1.	Device summary	l
Table 2.	Pin descriptions	7
Table 3.	Absolute maximum ratings	3
Table 4.	Operating and AC measurement conditions	9
Table 5.	DC and AC characteristics	9
Table 6.	TDFN12 (2 x 3 mm) package mechanical data	3
Table 7.	Carrier tape dimensions for TDFN12 (2 x 3 mm) package	5
Table 8.	SRC0 product selector	3
Table 9.	Document revision history	7



## List of figures

Figure 1.	Application hookup
Figure 2.	Basic functionality (option with enable deassertion after long push)
Figure 3.	Basic functionality (option with RST assertion after long push)
Figure 4.	Logic diagram
Figure 5.	TDFN12 pin connections
Figure 6.	Block diagram
Figure 7.	Successful power-up on SRC0 (PB released prior to t <sub>ON BLANK</sub> expiration) 14
Figure 8.	Successful power-up on SRC0 (t <sub>ON_BLANK</sub> expires prior to PB release)
Figure 9.	Unsuccessful power-up on SRC0 (PB released prior to t <sub>ON BLANK</sub> )16
Figure 10.	Unsuccessful power-up on SRC0 (t <sub>ON BLANK</sub> expires prior to PB release)
Figure 11.	Successful power-up on SRC018
Figure 12.	Unsuccessful power-up on SRC0
Figure 13.	Power-up on STM660x with voltage dropout
Figure 14.	PB interrupt
Figure 15.	Long push, <u>PB</u> pressed first
Figure 16.	Long push, SR pressed first
Figure 17.	Invalid long push 23
Figure 18.	Long push (option with RST assertion)
Figure 19.	Long push (option with enable deassertion)
Figure 20.	Undervoltage detected for <t<sub>SRD</t<sub>
Figure 21.	Undervoltage detected for >t <sub>SRD</sub>
Figure 22.	PB <sub>OUT</sub> output waveform
Figure 23.	Supply current vs. temperature, normal state
Figure 24.	Supply current vs. temperature, standby state
Figure 25.	Supply current vs. supply voltage, normal state
Figure 26.	Supply current vs. supply voltage, standby state
Figure 27.	Threshold vs. temperature, $V_{TH+} = 3.4 V$ (typ.)
Figure 28.	Threshold hysteresis vs. temperature, $V_{HYST} = 200 \text{ mV} (typ.) \dots 30$
Figure 29.	Debounce period vs. supply voltage
Figure 30.	$C_{SRD}$ charging current vs. temperature, $V_{CC} = 3.6 V$
Figure 31.	Output low voltage vs. output low current, $T_A = 25 \text{ °C} \dots 32$
Figure 32.	Output high voltage vs. output high current, $T_A = 25 \text{ °C}$
Figure 33.	Output voltage vs. supply voltage, $I_{OUT} = 1 \text{ mA}$ , $T_A = 25 \text{ °C} \dots 33$
Figure 34.	Input voltage vs. temperature
Figure 35.	Reference output voltage vs. temperature, $V_{CC} = 2.0 V$
Figure 36.	Reference output voltage vs. load current, $V_{CC} = 2.0 \text{ V}$ , $I_A = 25 \text{ °C} \dots 34$
Figure 37.	Reference output voltage vs. supply voltage, $I_A = 25 \text{ °C} \dots 35$
Figure 38.	Reference startup, $I_{REF} = 15 \mu\text{F}$ , $I_A = 25 ^{\circ}\text{C}$
Figure 39.	Heterence response to steps on supply voltage, $I_{REF} = 15 \ \mu$ A, $I_A = 25 \ ^{\circ}C$
⊢igure 40.	Heterence response to steps in load current, $V_{CC} = 3.6$ V, $I_A = 25$ °C
⊢igure 41.	I DFN12 (2 x 3 mm) package outline 43   TDFN12 (2 x 3 mm) package outline 43
Figure 42.	IDFN12 (2 x 3 mm) recommended footprint
⊢igure 43.	Carrier tape for TDEN12 (2 x 3 mm) package



## 1 Description

The SRC0 devices monitor the state of connected push-button(s) as well as sufficient supply voltage. An enable output controls power for the application through the MOSFET transistor, DC-DC converter, regulator, etc. If the supply voltage is above a precise voltage threshold, the enable output can be asserted by a simple press of the button. Factory-selectable supply voltage thresholds are determined by highly accurate and temperature-compensated references. An interrupt is asserted by pressing the push-button during normal operation and can be used to request a system power-down. The interrupt is also asserted if undervoltage is detected. By a long push of one button (PB) or two buttons (PB and SR) either a reset is asserted or power for the application is disabled depending on the option used.

The device also offers additional features such as precise 1.5 V voltage reference with very tight accuracy of 1%, separate output indicating undervoltage detection and separate output for distinguishing between interrupt by push-button or undervoltage.

The device consumes very low current of 6  $\mu A$  during normal operation and only 0.6  $\mu A$  current during standby.

The SRC0 is available in the TDFN12 package and is offered in several options among features such as selectable threshold, hysteresis, timeouts, output types, etc.



Figure 1. Application hookup

1. A resistor is required for open drain output type only. A 10 k $\Omega$  pull-up is sufficient in most applications.

- 2. Capacitor  $C_{REF}$  is mandatory on  $V_{REF}$  output (even if  $V_{REF}$  is not used). Capacitor value of 1  $\mu F$  is recommended.
- For the SRC0 the processor has to confirm the proper power-on during the fixed time period, t<sub>ON BLANK</sub>. This failsafe feature prevents the user from turning on the system when there is a faulty power switch or an unresponsive microprocessor.





Figure 2. Basic functionality (option with enable deassertion after long push)

1. For power-up the battery voltage has to be above  $V_{TH\scriptscriptstyle +}$  threshold.





1. For power-up the battery voltage has to be above  $V_{TH\scriptscriptstyle+}$  threshold.

#### Figure 4. Logic diagram





Pin n°	Symbol	Function
1	V <sub>CC</sub>	Power supply input
2	SR	Smart Reset <sup>™</sup> button input
3	V <sub>REF</sub>	Precise 1.5 V voltage reference
4	PS <sub>HOLD</sub>	PS <sub>HOLD</sub> input
5	C <sub>SRD</sub>	Adjustable Smart Reset <sup>™</sup> delay time input
6	PB	Push-button input
7	VCCLO	Output for high threshold comparator output $(V_{TH+})$
8	PB <sub>OUT</sub>	Status of PB push-button input
9	EN or EN	Enable output
10	RST	Reset output
11	INT	Interrupt output
12	GND	Ground

Table 2. Pin descriptions









- 1. Internal pull-up resistor connected to PB input (see Table 5 for precise specifications).
- 2. Optional internal pull-up resistor connected to SR input (see *Table 5* for precise specifications).
- 3. Internal pull-down resistor is connected to PS<sub>HOLD</sub> input only during startup (see *Figure 7, 8, 9, 10, 11, 12, 13*, and *18*).



## 2 Pin descriptions

V<sub>CC</sub> - power supply input

 $V_{CC}$  is monitored during startup and normal operation for sufficient voltage level. Decouple the  $V_{CC}$  pin from ground by placing a 0.1  $\mu$ F capacitor as close to the device as possible.

SR - Smart Reset<sup>™</sup> button input

This input is equipped with voltage detector with a factory-trimmed threshold and has  $\pm 8 \text{ kV}$  HBM ESD protection.

Both  $\overline{PB}$  and  $\overline{SR}$  buttons have to be pressed and held for t<sub>SRD</sub> period so the long push is recognized and the reset is asserted (or the enable output is deasserted depending on the option) - see *Figure 13*, *14*, and *15*.

Active low  $\overline{SR}$  input is usually connected to GND through the momentary push-button (see *Figure 1*) and it has an optional 100 k $\Omega$  pull-up resistor. It is also possible to drive this input using an external device with either open drain (recommended) or push-pull output. Open drain output can be connected in parallel with push-button or other open drain outputs, which is not possible with push-pull output. SR input is monitored for falling edge after power-up and must not be grounded permanently.

V<sub>REF</sub> - external precise 1.5 V voltage reference

This 1.5 V voltage reference is specified with very tight accuracy of 1% (see *Table 5*). It has proper output voltage as soon as the reset output is deasserted (i.e. after t<sub>REC</sub> expires) and it is disabled when the device enters standby mode. A mandatory capacitor needs to be connected to V<sub>REF</sub> output (even if V<sub>REF</sub> is not used). Capacitor value of 1  $\mu$ F is recommended.

PS<sub>HOLD</sub> input

This input is equipped with a voltage detector with a factory-trimmed threshold. It is used to confirm correct power-up of the device (if EN or EN is not asserted) or to initiate a shutdown (if EN or EN is asserted).

Forcing PS<sub>HOLD</sub> high during power-up confirms the proper start of the application and keeps enable output asserted. Because most processors have outputs in high-Z state before initialization, an internal pull-down resistor is connected to PS<sub>HOLD</sub> input during startup (see *Figure 7, 8, 9, 10, 11, 12, 13*, and *18*).

Forcing the PS<sub>HOLD</sub> signal low during normal operation deasserts the enable output (see *Figure 12*). Input voltage on this pin is compared to an accurate voltage reference.

C<sub>SRD</sub> - Smart Reset<sup>™</sup> delay time input

A capacitor to ground determines the additional time ( $t_{SRD}$ ) that  $\overline{PB}$  with  $\overline{SR}$  must be pressed and held before a long push is recognized. The connected  $C_{SRD}$  capacitor is charged with  $I_{SRD}$  current. Additional Smart Reset<sup>TM</sup> delay time  $t_{SRD}$  ends when voltage on the  $C_{SRD}$  capacitor reaches the  $V_{SRD}$  voltage threshold. It is recommended to use a low ESR capacitor (e.g. ceramic). If the capacitor is not used, leave the  $C_{SRD}$  pin open. If no capacitor is connected, there is no  $t_{SRD}$  and a long push is recognized right after  $t_{\overline{INT}}$  Min expires (see *Figure 18* and *19*).



## PB - power ON switch

This input is equipped with a voltage detector with a factory-trimmed threshold and has  $\pm$  8 kV HBM ESD protection.

When the  $\overline{PB}$  button is pressed and held, the battery voltage is detected and EN (or  $\overline{EN}$ ) is asserted if the battery voltage is above the threshold V<sub>TH+</sub> during the whole t<sub>DEBOUNCE</sub> period (see *Figure 13*).

A short push of the push-button during normal operation can initiate an interrupt through debounced INT output (see *Figure 14*) and a long push of PB and SR simultaneously can either assert reset output RST (see *Figure 18*) or deassert the EN or EN output (see *Figure 19*) based on the option used.

Note: A switch to GND must be connected to this input (e.g. mechanical push-button, open drain output of external circuitry, etc.), see Figure 1. This ensures a proper startup signal on PB (i.e. a transition from full  $V_{CC}$  below specified  $V_{IL}$ ). PB input has an internal 100 k $\Omega$  pull-up resistor connected.

VCCLO - high threshold detection output

During power-up,  $\overline{\text{VCC}}_{\text{LO}}$  is low when  $V_{\text{CC}}$  supply voltage is below the  $V_{\text{TH+}}$  threshold. After successful power-up (i.e. during normal operation)  $\overline{\text{VCC}}_{\text{LO}}$  is low anytime undervoltage is detected (see *Figure 13*).

Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k $\Omega$  is sufficient in most applications.

 $\overline{\text{VCC}}_{\text{LO}}$  is floating when SRC0 is in standby mode.

PB<sub>OUT</sub> - PB input state

If the push-button PB is pressed, the pin stays low during the  $t_{DEBOUNCE}$  time period. If PB is asserted for the entire  $t_{DEBOUNCE}$  period,  $PB_{OUT}$  will then stay low for at least  $t_{\overline{INT}\_Min}$ . If PB is asserted after  $t_{\overline{INT}\_Min}$  expires,  $PB_{OUT}$  will return high as soon as PB is deasserted (see *Figure 22*).  $PB_{OUT}$  ignores PB assertion during an undervoltage condition. At startup on the SRC0  $PB_{OUT}$  will respond only to the first PB assertion and any other assertion will be ignored until  $t_{ON\_BLANK}$  expires. This output is active low and open drain by default. Open drain output type requires a pull-up resistor. A 10 k $\Omega$  is sufficient in most applications.



## EN or EN - enable output

This output is intended to enable system power (see *Figure 1*). EN is asserted **high** after a valid turn-on event has been detected and confirmed (i.e. push-button has been pressed and held for  $t_{DEBOUNCE}$  or more and  $V_{CC} > V_{TH+}$  voltage level has been detected - see *Figure 13*). EN is released **low** if any of the conditions below occur:

- a) the push-button is released before PS<sub>HOLD</sub> is driven high.
- b) PS<sub>HOLD</sub> is driven low during normal operation (see *Figure 14*).
- c) an undervoltage condition is detected for more than  $t_{SRD} + t_{INT}Min + t_{DEBOUNCE}$  (see *Figure 21*).
- a long push of the buttons is detected (only for the device with option "EN deasserted by long push" see *Figure 19*) or PS<sub>HOLD</sub> is not driven high during t<sub>ON\_BLANK</sub> after a long push of the buttons (only for the device with option "RST asserted by long push" see *Figure 18*).

Described logic levels are inverted in case of EN output. Output type is push-pull by default.

RST - reset output

This output pulls low for t<sub>REC</sub>:

- a) during startup. PB has been pressed (falling edge on the PB detected) and held for at least t<sub>DEBOUNCE</sub> and V<sub>CC</sub> > V<sub>TH+</sub> (see *Figure 7, 8, 9, 10, 11, 12* and *13* for more details).
- b) after long push detection (valid only for the device with <u>option</u> "RST asserted by long push"). PB has been pressed (falling edge on the PB detected) and held for more than t<sub>DEBOUNCE</sub> + t<sub>SRD</sub> (additional Smart Reset<sup>™</sup> delay time can be adjusted by the external capacitor C<sub>SRD</sub>) see *Figure 18*.

Output type is active low and open drain by default. Open drain output type requires a pull-up resistor. A 10 k $\Omega$  is sufficient in most applications.

INT - interrupt output

While the system is under normal operation (PS<sub>HOLD</sub> is driven high, power for application is asserted), the  $\overline{\text{INT}}$  is driven low if:

- a)  $V_{CC}$  falls below  $V_{TH-}$  threshold (i.e. undervoltage is detected see *Figure 20* and 21).
- b) the falling edge on the PB is detected and the push-button is held for t<sub>DEBOUNCE</sub> or more. INT is driven low after t<sub>DEBOUNCE</sub> and stays low as long as PB is held. The INT signal is held high during power-up.

The state of the  $\overline{\text{PB}}_{\text{OUT}}$  output can be used to determine if the interrupt was caused by either the assertion of the  $\overline{\text{PB}}$  input, or was due to the detection of an undervoltage condition on  $V_{CC}.$ 

 $\overline{\text{INT}}$  output is asserted low for at least  $t_{\overline{\text{INT}}}$  Min.

Output type is active low and open drain by default. Open drain output type requires a pullup resistor. A 10 k $\Omega$  is sufficient in most applications.

GND - ground



## 3 Operation

The SRC0 simplified smart push-button on/off controller with Smart Reset<sup>™</sup> and power-on lockout enables and disables power for the application depending on push-button states, signals from the processor, and battery voltage.

### Power-on

Because most of the processors have outputs in high-Z state before initialization, an internal pull-down resistor is connected to PS<sub>HOLD</sub> input during startup (see *Figure 7, 8, 9, 10, 11, 12, 13*, and *18*).

To power up the device the push-button  $\overrightarrow{PB}$  has to be pressed for at least  $t_{DEBOUNCE}$  and  $V_{CC}$  has to be above  $V_{TH_+}$  for the whole  $t_{DEBOUNCE}$  period. If the battery voltage drops below  $V_{TH_+}$  during the  $t_{DEBOUNCE}$ , the counter is reset and starts to count again when  $V_{CC} > V_{TH_+}$  (see *Figure 13*). After  $t_{DEBOUNCE}$  the enable signal is asserted (EN goes high, EN goes low), reset output RST is asserted for  $t_{REC}$  and then the startup routine is performed by the processor. During initialization, the processor sets the PS<sub>HOLD</sub> signal high.

On the SRC0 the PS<sub>HOLD</sub> signal has to be set high prior to push-button release and  $t_{ON\_BLANK}$  expiration, otherwise the enable signal is deasserted (EN goes low, EN goes high) - see *Figure 7, 8, 9*, and *10*. The time up to push-button release represents the maximum time allowed for the system to power up and initialize the circuits driving the PS<sub>HOLD</sub> input. If the PS<sub>HOLD</sub> signal is low at push-button release, the enable output is deasserted immediately, thus turning off the system power. If  $t_{ON\_BLANK}$  expires prior to push-button release, the PS<sub>HOLD</sub> state is checked at its expiration. This safety feature disables the power and prevents discharging the battery if the push-button is stuck or it is held for an unreasonable period of time and the application is not responding (see *Figure 8* and *10*). PB status, INT status and V<sub>CC</sub> undervoltage detection are not monitored until power-up is completed.

## **Push-button interrupt**

If the device works under normal operation (i.e.  $PS_{HOLD}$  is high) and the push-button  $\overline{PB}$  is pressed for more than  $t_{DEBOUNCE}$ , a negative pulse with minimum  $t_{\overline{INT}}$ —Min width is generated on the INT output. By connecting INT to the processor interrupt input (INT or NMI) a safeguard routine can be performed and the power can be shut down by setting  $PS_{HOLD}$  low - see *Figure 14*.

Forced power-down mode

The PS<sub>HOLD</sub> output can be forced low anytime during normal operation by the processor and can deassert the enable signal - see *Figure 14*.

#### Undervoltage detection

If  $V_{CC}$  voltage drops below  $V_{TH}$  voltage threshold during normal operation, the  $\overline{INT}$  output is driven low (see *Figure 20* and *Figure 21*).

If an undervoltage condition is detected for  $t_{\text{DEBOUNCE}} + t_{\text{INT}\_Min} + t_{\text{SRD}}$ , the enable output is deasserted (see *Figure 21*).

Hardware reset or power-down while system not responding



If the system is not responding and the system hangs, the  $\overline{PB}$  and  $\overline{SR}$  push-button can be pressed simultaneously longer than  $t_{DEBOUNCE} + t_{\overline{INT}}Min + t_{SRD}$ , and then

- a) either the reset output <del>RST</del> is asserted for t<sub>REC</sub> and the processor is reset (valid only for the device with option "RST asserted by long push") see *Figure 18*
- b) or the power is disabled by EN or EN signal (valid only for the device with option "EN deasserted by long push") – see *Figure 19*

The  $t_{SRD}$  is set by the external capacitor connected to the  $C_{SRD}$  pin.  $\overline{SR}$  input is monitored for falling edge after power-up and must not be grounded permanently.

#### Standby

If the enable output is deasserted (i.e. EN is low or EN is high), the STM660<u>x</u> device enters standby mode with low current consumption (see *Table 5*). In standby mode PB input is only monitored for the falling edge. The external 1.5 V voltage reference is also disabled in standby mode.



#### **Waveforms** 4



Figure 7. Successful power-up on SRC0 (PB released prior to t<sub>ON BLANK</sub> expiration)

1. PB detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.

EN signal is high even after  $\overline{PB}$  release, because processor sets  $PS_{HOLD}$  signal high before  $\overline{PB}$  is 3. released.





Figure 8. Successful power-up on SRC0 (t<sub>ON BLANK</sub> expires prior to PB release)

1. PB detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.

3.  $t_{ON\_BLANK}$  expires prior to  $\overline{PB}$  release so  $PS_{HOLD}$  is checked at its expiration.



 $\overline{\mathsf{PB}}^{(1)}$ 

 $\mathsf{PS}_{\mathsf{HOLD}}^{(2)}$ 

**EN**<sup>(3)</sup>

RST



## Note: INT signal is held high during power-up (i.e. until PB release in this case). $V_{CC}$ is considered $V_{CC} > V_{TH+}$ .

t<sub>REC</sub>

AM00248v3

t<sub>EN\_</sub>bff

1. PB detection on falling and rising edges.

DEBOUNC

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\mathsf{PS}_{\mathsf{HOLD}}$  input during power-up.

3. EN signal goes low with PB release, because processor did not force PS<sub>HOLD</sub> signal high.



DocID026008 Rev 2

t<sub>on\_blank</sub>





Figure 10. Unsuccessful power-up on SRC0 (ton BLANK expires prior to PB release)

1. PB detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to PS<sub>HOLD</sub> input during power-up.

3.  $t_{ON BLANK}$  expires prior to  $\overline{PB}$  release so  $PS_{HOLD}$  is checked at its expiration.





## Figure 11. Successful power-up on SRC0

1. PB detection on falling edge.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\text{PS}_{\text{HOLD}}$  input during power-up.

PS<sub>HOLD</sub> signal is ignored during t<sub>ON\_BLANK</sub>. When t<sub>ON\_BLANK</sub> expires, the level of the PS<sub>HOLD</sub> signal is high therefore the EN signal remains asserted. З.





Figure 12. Unsuccessful power-up on SRC0

1. PB detection on falling edge.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\mathsf{PS}_{\mathsf{HOLD}}$  input during power-up.

 PS<sub>HOLD</sub> signal is ignored during t<sub>ON\_BLANK</sub>. When t<sub>ON\_BLANK</sub> expires, the level of the PS<sub>HOLD</sub> signal is not high therefore the EN signal goes low. Even releasing the PB button after the t<sub>ON\_BLANK</sub> will not prevent this.





Figure 13. Power-up on STM660x with voltage dropout

1. PB detection on falling and rising edges.

2. Internal pull-down resistor 300 k $\Omega$  is connected to  $\mathsf{PS}_{\mathsf{HOLD}}$  input during power-up.

3. INT signal is held high during power-up.









## Figure 16. Long push, SR pressed first













1. t<sub>SRD</sub> period is set by external capacitor C<sub>SRD</sub>.

2.  $\overline{PB}$  ignored during  $t_{\overline{INT}}$ \_Min.

PS<sub>HOLD</sub> signal is ignored during t<sub>ON\_BLANK</sub>. Its level is checked after t<sub>ON\_BLANK</sub> expires and if it is high the EN signal remains asserted, otherwise EN goes low. 3.

4. Internal pull-down resistor 300 k $\Omega$  is connected to PS<sub>HOLD</sub> input during startup when device is reset.





Figure 19. Long push (option with enable deassertion)

1.  $t_{SRD}$  period is set by external capacitor  $C_{SRD}$ .

- 2.  $\overline{PB}$  ignored during  $t_{\overline{INT}}$ \_Min.
- 3. After  $t_{SRD}$  expires EN is forced low.

