

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# **SRI512**

# 13.56 MHz short-range contactless memory chip with 512-bit EEPROM and anticollision functions

#### **Features**

- ISO 14443-2 Type B air interface compliant
- ISO 14443-3 Type B frame format compliant
- 13.56 MHz carrier frequency
- 847 kHz subcarrier frequency
- 106 Kbit/second data transfer
- 8 bit Chip\_ID based anticollision system
- 2 Count-down binary counters with automated antitearing protection
- 64-bit Unique Identifier
- 512-bit EEPROM with write protect feature
- Read\_block and Write\_block (32 bits)
- Internal tuning capacitor
- 1million erase/write cycles
- 40-year data retention
- Self-timed programming cycle
- 5 ms typical programming time



- Unsawn wafer
- Bumped and sawn wafer

Contents SRI512

# **Contents**

1	Desc	ription
2	Sign	al description
	2.1	AC1, AC0 8
3	Data	transfer 9
	3.1	Input data transfer from the reader to the SRI512 (request frame) 9
		3.1.1 Character transmission format for request frame9
		3.1.2 Request start of frame
		3.1.3 Request end of frame
	3.2	Output data transfer from the SRI512 to the reader (answer frame) 11
		3.2.1 Character transmission format for answer frame
		3.2.2 Answer start of frame
		3.2.3 Answer end of frame
	3.3	Transmission frame
	3.4	CRC 13
4	Mem	ory mapping14
	4.1	Resettable OTP area
	4.2	32-bit binary counters
	4.3	EEPROM area
	4.4	System area
		4.4.1 OTP_Lock_Reg
		4.4.2 Fixed Chip_ID (option)
5	SRI5	12 operation
6	SRI5	12 states
	6.1	Power-off state
	6.2	Ready state
	6.3	Inventory state
	6.4	Selected state
	6.5	Deselected state
	0.0	2000.00.00 0.00.00.00.00.00.00.00.00.00.0

	0.0		~~
	6.6	Deactivated state	22
7	Antic	ollision	24
	7.1	Description of an anticollision sequence	26
8	SRI51	2 commands	28
	8.1	Initiate() command	29
	8.2	Pcall16() command	30
	8.3	Slot_marker(SN) command	31
	8.4	Select(Chip_ID) command	32
	8.5	Completion() command	33
	8.6	Reset_to_inventory() command	34
	8.7	Read_block(Addr) command	35
	8.8	Write_block (Addr, Data) command	36
	8.9	Get_UID() command	37
	8.10	Power-on state	38
9	Maxin	num rating	39
10	DC an	nd AC parameters	40
11	Part n	numbering	42
Appendix	A IS	O 14443 Type B CRC calculation	43
Appendix	B SI	RI512 command brief	44
Revision	history	v	46

List of tables SRI512

# List of tables

Table 1.	Signal names	7
Table 2.	Bit description	
Table 3.	SRI512 memory mapping	. 14
Table 4.	Standard anticollision sequence	
Table 5.	Command code	. 28
Table 6.	Absolute maximum ratings	. 39
Table 7.	Operating conditions	. 40
Table 8.	DC characteristics	. 40
Table 9.	AC characteristics	
Table 10.	Ordering information scheme	. 42
Table 11	Document revision history	46

SRI512 List of figures

# **List of figures**

Figure 1.	Logic diagram	7
Figure 2.	Die floor plan	
Figure 3.	10% ASK modulation of the received wave	9
Figure 4.	SRI512 request frame character format	9
Figure 5.	Request start of frame	. 10
Figure 6.	Request end of frame	
Figure 7.	Wave transmitted using BPSK subcarrier modulation	. 11
Figure 8.	Answer start of frame	. 11
Figure 9.	Answer end of frame	. 12
Figure 10.	Example of a complete transmission frame	. 12
Figure 11.	CRC transmission rules	. 13
Figure 12.	Resettable OTP area (addresses 0 to 4)	
Figure 13.	Write_block update in standard mode (binary format)	. 15
Figure 14.	Write_block update in reload mode (binary format)	
Figure 15.	Binary counter (addresses 5 to 6)	
Figure 16.	Count down example (binary format)	
Figure 17.	EEPROM (addresses 7 to 15)	
Figure 18.	System area	
Figure 19.	State transition diagram	
Figure 20.	SRI512 Chip_ID description	
Figure 21.	Description of a possible anticollision sequence	
Figure 22.	Example of an anticollision sequence	
Figure 23.	Initiate request format	
Figure 24.	Initiate response format	
Figure 25.	Initiate frame exchange between reader and SRI512	
Figure 26.	Pcall16 request format	
Figure 27.	Pcall16 response format	
Figure 28.	Pcall16 frame exchange between reader and SRI512	
Figure 29.	Slot_marker request format	
Figure 30.	Slot_marker response format	
Figure 31.	Slot_marker frame exchange between reader and SRI512	
Figure 32.	Select request format	
Figure 33.	Select response format	
Figure 34.	Select frame exchange between reader and SRI512	
Figure 35.	Completion request format	
Figure 36.	Completion response format	
Figure 37.	Completion frame exchange between reader and SRI512	
Figure 38.	Reset_to_inventory request format	
Figure 39.	Reset_to_inventory response format	
Figure 40.	Reset_to_inventory frame exchange between reader and SRI512	
Figure 41.	Read_block request format.	
Figure 42.	Read_block response format	
Figure 43.	Read_block frame exchange between reader and SRI512	
Figure 44.	Write_block request format	
Figure 45.	Write_block response format	
Figure 46.	Write_block frame exchange between reader and SRI512	
Figure 47.	Get_UID request format	
Figure 48.	Get_UID response format	
. igaio to.	Got_orb respense formation of the second of	. 01

List of figures SRI512

Figure 49.	64-bit unique identifier of the SRI512	38
•	·	
Figure 50.	Get_UID frame exchange between reader and SRI512	38
Figure 51.	SRI512 synchronous timing, transmit and receive	41
Figure 52.	Initiate frame exchange between reader and SRI512	44
Figure 53.	Pcall16 frame exchange between reader and SRI512	44
Figure 54.	Slot_marker frame exchange between reader and SRI512	44
Figure 55.	Select frame exchange between reader and SRI512	44
Figure 56.	Completion frame exchange between reader and SRI512	44
Figure 57.	Reset_to_inventory frame exchange between reader and SRI512	45
Figure 58.	Read_block frame exchange between reader and SRI512	45
Figure 59.	Write_block frame exchange between reader and SRI512	45
Figure 60.	Get UID frame exchange between reader and SRI512	45


SRI512 Description

## 1 Description

The SRI512 is a contactless memory, powered by an externally transmitted radio wave. It contains a 512-bit user EEPROM fabricated with STMicroelectronics CMOS technology. The memory is organized as 16 blocks of 32 bits. The SRI512 is accessed via the 13.56 MHz carrier. Incoming data are demodulated and decoded from the received amplitude shift keying (ASK) modulation signal and outgoing data are generated by load variation using bit phase shift keying (BPSK) coding of a 847 kHz subcarrier. The received ASK wave is 10% modulated. The data transfer rate between the SRI512 and the reader is 106 Kbit/s in both reception and emission modes.

The SRI512 follows the ISO 14443-2 Type B recommendation for the radio-frequency power and signal interface.

Figure 1. Logic diagram



The SRI512 is specifically designed for short range applications that need re-usable products. The SRI512 includes an anticollision mechanism that allows it to detect and select tags present at the same time within range of the reader. Using the STMicroelectronics single chip coupler, CRX14, it is easy to design a reader and build a contactless system.

Table 1. Signal names

Signal name	Description
AC1	Antenna coil
AC0	Antenna coil

Signal description SRI512

The SRI512 contactless EEPROM can be randomly read and written in block mode (each block containing 32 bits). The instruction set includes the following nine commands:


- Read\_block
- Write block
- Initiate
- Pcall16
- Slot marker
- Select
- Completion
- Reset\_to\_inventory
- Get\_UID

The SRI512 memory is organized in three areas, as described in *Table 3*. The first area is a resettable OTP (one-time programmable) area in which bits can only be switched from 1 to 0. Using a special command, it is possible to erase all bits of this area to 1.

The second area provides two 32-bit binary counters that can only be decremented from FFFF FFFFh to 0000 0000h, and gives a capacity of 4,294,967,296 units per counter.

The last area is the EEPROM memory. It is accessible by block of 32 bits and includes an auto-erase cycle during each Write\_block command.





## 2 Signal description

## 2.1 AC1, AC0

The pads for the Antenna Coil. AC1 and AC0 must be directly bonded to the antenna.


SRI512 Data transfer

### 3 Data transfer

# 3.1 Input data transfer from the reader to the SRI512 (request frame)

The reader must generate a 13.56 MHz sinusoidal carrier frequency at its antenna, with enough energy to "remote-power" the memory. The energy received at the SRI512's antenna is transformed into a supply voltage by a regulator, and into data bits by the ASK demodulator. For the SRI512 to decode correctly the information it receives, the reader must 10% amplitude-modulate the 13.56 MHz wave before sending it to the SRI512. This is represented in *Figure 3*. The data transfer rate is 106 Kbits/s.

Figure 3. 10% ASK modulation of the received wave




#### 3.1.1 Character transmission format for request frame

The SRI512 transmits and receives data bytes as 10-bit characters, with the least significant bit ( $b_0$ ) transmitted first, as shown in *Figure 4*. Each bit duration, an ETU (elementary time unit), is equal to 9.44  $\mu$ s (1/106 kHz).

These characters, framed by a start of frame (SOF) and an end of frame (EOF), are put together to form a command frame as shown in *Figure 10*. A frame includes an SOF, commands, addresses, data, a CRC and an EOF as defined in the ISO 14443-3 Type B Standard. If an error is detected during data transfer, the SRI512 does not execute the command, but it does not generate an error frame.

Figure 4. SRI512 request frame character format



Data transfer SRI512

Table 2. Bit description


Bit	Description	Value
b <sub>0</sub>	Start bit used to synchronize the transmission	$b_0 = 0$
b <sub>1</sub> to b <sub>8</sub>	Information byte (command, address or data)	The information byte is sent with the least significant bit first
b <sub>9</sub>	Stop bit used to indicate the end of a character	b <sub>9</sub> = 1

#### 3.1.2 Request start of frame

The SOF described in *Figure 5* is composed of:

- one falling edge,
- followed by 10 ETUs at logic-0,
- followed by a single rising edge,
- followed by at least 2 ETUs (and at most 3) at logic-1.

Figure 5. Request start of frame




#### 3.1.3 Request end of frame

The EOF shown in *Figure 6* is composed of:

- one falling edge,
- followed by 10 ETUs at logic-0,
- followed by a single rising edge.

Figure 6. Request end of frame



SRI512 Data transfer

# 3.2 Output data transfer from the SRI512 to the reader (answer frame)

The data bits issued by the SRI512 use back-scattering. Back-scattering is obtained by modifying the SRI512 current consumption at the antenna (load modulation). The load modulation causes a variation at the reader antenna by inductive coupling. With appropriate detector circuitry, the reader is able to pick up information from the SRI512. To improve load-modulation detection, data is transmitted using a BPSK encoded, 847 kHz subcarrier frequency  $f_s$  as shown in *Figure 7*, and as specified in the ISO 14443-2 Type B Standard.

Data Bit to be Transmitted to the Reader

Or

847kHz BPSK Modulation Generated by the SRI512

BPSK Modulation at 847kHz
During a One-bit Data Transfer Time (1/106kHz)

Al10797

Figure 7. Wave transmitted using BPSK subcarrier modulation

#### 3.2.1 Character transmission format for answer frame


The character format is the same as for input data transfer (*Figure 4*). The transmitted frames are made up of an SOF, data, a CRC and an EOF (*Figure 10*). As with an input data transfer, if an error occurs, the reader does not issue an error code to the SRI512, but it should be able to detect it and manage the situation. The data transfer rate is 106 Kbits/second.

#### 3.2.2 Answer start of frame

The SOF described in Figure 8 is composed of:

- followed by 10 ETUs at logic-0
- followed by 2 ETUs at logic-1

Figure 8. Answer start of frame




Data transfer SRI512

#### 3.2.3 Answer end of frame

The EOF shown in Figure 9 is composed of:

- followed by 10 ETUs at logic-0,
- followed by 2 ETUs at logic-1.


Figure 9. Answer end of frame



#### 3.3 Transmission frame

Between the request data transfer and the answer data transfer, all ASK and BPSK modulations are suspended for a minimum time of  $t_0 = 128/f_{\rm S}$ . This delay allows the reader to switch from Transmission to Reception mode. It is repeated after each frame. After  $t_0$ , the 13.56 MHz carrier frequency is modulated by the SRI512 at 847 kHz for a period of  $t_1 = 128/f_{\rm S}$  to allow the reader to synchronize. After  $t_1$ , the first phase transition generated by the SRI512 forms the start bit ('0') of the answer SOF. After the falling edge of the answer EOF, the reader waits a minimum time,  $t_2$ , before sending a new request frame to the SRI512.

Figure 10. Example of a complete transmission frame



SRI512 Data transfer

#### 3.4 CRC

The 16-bit CRC used by the SRI512 is generated in compliance with the ISO14443 Type B recommendation. For further information, please see *Appendix A*. The initial register contents are all 1's: FFFFh.

The two-byte CRC is present in every request and in every answer frame, before the EOF. The CRC is calculated on all the bytes between SOF (not included) and the CRC field.

Upon reception of a request from a reader, the SRI512 verifies that the CRC value is valid. If it is invalid, the SRI512 discards the frame and does not answer the reader.

Upon reception of an answer from the SRI512, the reader should verify the validity of the CRC. In case of error, the actions to be taken are the reader designer's responsibility.

The CRC is transmitted with the least significant byte first and each byte is transmitted with the least significant bit first.

Figure 11. CRC transmission rules

LSbit	LSByte	MSbit	LShit	MSByte	MSbit
	CRC 16 (8 bits)		-53.1	CRC 16 (8 bits)	
					ai07667

Memory mapping SRI512

# 4 Memory mapping

The SRI512 is organized as 16 blocks of 32 bits as shown in *Table 3*. All blocks are accessible by the Read\_block command. Depending on the write access, they can be updated by the Write\_block command. A Write\_block updates all the 32 bits of the block.

Table 3. SRI512 memory mapping

Block			32-bit	blo	ck		Lsb	Description
Addr	b <sub>31</sub>	ł	o <sub>16</sub> b	15	b <sub>14</sub>	b <sub>8</sub>	<b>b</b> <sub>7</sub> <b>b</b> <sub>0</sub>	Description
0		32 bit	s Boole	ean	area			
1								
2		Resettable OTP bits						
3		32 bit	s Boole	ean	area			
4		32 bit	s Boole	ean	area			
5		32 bits	binary	у со	unter			Count down
6		32 bits	binary	у со	unter			Counter
7		ı	User aı	rea				
8	User area							-
9	User area User area							
10								
11		I	User aı	rea				Lockable EEPROM
12		I	User aı	rea				
13		I	User aı	rea				
14		I	User aı	rea				
15			User aı	rea				
255		OTP_Lock_Reg		0	ST Rese	rved	Fixed Chip_ID (Option)	System OTP bits
UID0								
UID1		64 l	oits UII	) ar	ea			ROM

SRI512 Memory mapping


#### 4.1 Resettable OTP area

This area contains five individual 32-bit Boolean words (see *Figure 12* for a map of the area). A Write\_block command will not erase the previous contents of the block as the write cycle is not preceded by an auto-erase cycle. This feature can be used to reset selected bits from 1 to 0. All bits previously at 0 remain unchanged. When the 32 bits of a block are all at 0, the block is empty, and cannot be updated any more. See *Figure 13* and *Figure 14* for examples of the result of the Write\_block command in the resettable OTP area.

Figure 12. Resettable OTP area (addresses 0 to 4)

Block Address	MSb b31	32-bit Block b16 b15 b14	b8 b7	LSb b0	Description
0		32-bit Boolean Area			
1		32-bit Boolean Area			D
2		32-bit Boolean Area			Resettable OTP Bit
3		32-bit Boolean Area			
4		32-bit Boolean Area			

Figure 13. Write\_block update in standard mode (binary format)



The five 32-bit blocks making up the Resettable OTP area can be erased in one go by adding an auto-erase cycle to the Write\_block command. An auto-erase cycle is added each time the SRI512 detects a Reload command. The Reload command is implemented through a specific update of the 32-bit binary counter located at block address 6 (see Section 4.2: 32-bit binary counters for details).

Memory mapping SRI512

b31 b0 Previous data stored in block 0 0 Data to be written 1 1 0 0 New data stored in block 0 0 0 1 ai07659

Figure 14. Write block update in reload mode (binary format)

## 4.2 32-bit binary counters

The two 32-bit binary counters located at block addresses 5 and 6, respectively, are used to count down from  $2^{32}$  (4096 million) to 0. The SRI512 uses dedicated logic that only allows the update of a counter if the new value is lower than the previous one. This feature allows the application to count down by steps of 1 or more. The initial value is FFFF FFFEh in counter 5 and, FFFF FFFFh in counter 6. When the value displayed is 0000 0000h, the counter is empty and cannot be reloaded. The counter is updated by issuing the Write\_block command to block address 5 or 6, depending on which counter is to be updated. The Write\_block command writes the new 32-bit value to the counter block address. *Figure 16* shows examples of how the counters operate.

The counter programming cycles are protected by automated antitearing logic. This function allows the counter value to be protected in case of power down within the programming cycle. In case of power down, the counter value is not updated and the previous value continues to be stored.


Blocks 5 and 6 can be write-protected using the OTP\_Lock\_Reg bits (block 255). Once a block has been protected, its contents cannot be modified. A protected counter block behaves like a ROM block.

Figure 15. Binary counter (addresses 5 to 6)

Block address	MSb	32-bit block		LSb	Description		
	b31	b16 b15 b14	b8 b7	b0	Doddingson		
5		32-bit binary counter			Count down		
6		32-bit binary counter			counter		

SRI512 Memory mapping

Figure 16. Count down example (binary format)



The counter with block address 6 controls the Reload command used to reset the resettable OTP area (addresses 0 to 4). Bits  $b_{31}$  to  $b_{21}$  act as an 11-bit Reload counter; whenever one of these 11 bits is updated, the SRI512 detects the change and adds an Erase cycle to the Write\_block command for locations 0 to 4 (see *Section 4.1: Resettable OTP area*). The Erase cycle remains active until a Power-off or a Select command is issued. The SRI512's resettable OTP area can be reloaded up to 2,047 times ( $2^{11}$ -1).

Memory mapping SRI512

#### 4.3 EEPROM area

The 9 blocks between addresses 7 and 15 are EEPROM blocks of 32 bits each (36 bytes in total). (See *Figure 17* for a map of the area.) These blocks can be accessed using the Read\_block and Write\_block commands. The Write\_block command for the EEPROM area always includes an auto-erase cycle prior to the write cycle.

Blocks 7 to 15 can be write-protected. Write access is controlled by the 9 bits of the OTP\_Lock\_Reg located at block address 255 (see *Section 4.4.1: OTP\_Lock\_Reg* for details). Once protected, these blocks (7 to 15) cannot be unprotected

Figure 17. EEPROM (addresses 7 to 15)

Block	MSb	32-bit block		LSb	Description
address	b31	b16 b15 b14	b8 b7	b0	
7		User area			
8		User area			
9		User area			
10		User area			Laskabla
11		User area			Lockable EEPROM
12		User area			
13		User area			
14		User area			
15		User area			

SRI512 Memory mapping


### 4.4 System area

This area is used to modify the settings of the SRI512. It contains 3 registers:

OTP Lock Reg, Fixed Chip ID and ST Reserved. See *Figure 18* for a map of this area.

A Write\_block command in this area will not erase the previous contents. Selected bits can thus be set from 1 to 0. All bits previously at 0 remain unchanged. Once all the 32 bits of a block are at 0, the block is empty and cannot be updated any more.

Figure 18. System area



#### 4.4.1 OTP\_Lock\_Reg

The 16 bits, b31 to b16, of the System area (block address 255) are used as OTP\_Lock\_Reg bits in the SRI512. They control the write access to the 16 blocks 0 to 15 as follows:

- When b16 is at 0, block 0 is write-protected
- When b17 is at 0, block 1 is write-protected
- When b18 is at 0, block 2 is write-protected
- When b19 is at 0, block 3 is write-protected
- When b20 is at 0, block 4 is write-protected
- When b21 is at 0, block 5 is write-protected
- When b22 is at 0, block 6 is write-protected
- When b23 is at 0, block 7 is write-protected
- When b24 is at 0, block 8 is write-protected
- When b25 is at 0, block 9 is write-protected
- When b26 is at 0, block 10 is write-protected
- When b27 is at 0, block 11 is write-protected
- When b28 is at 0, block 12 is write-protected
- When b29 is at 0, block 13 is write-protected
- When b30 is at 0, block 14 is write-protected
- When b31 is at 0, block 15 is write-protected.

The OTP\_Lock\_Reg bits cannot be erased. Once write-protected, the blocks behave like ROM blocks and cannot be unprotected. After any modification of the OTP\_Lock\_Reg bits, it is necessary to send a Select command with a valid Chip\_ID to the SRI512 in order to load the block write protection into the logic.

Memory mapping SRI512

#### 4.4.2 Fixed Chip\_ID (option)

The SRI512 is provided with an anticollision feature based on a random 8-bit Chip\_ID. Prior to selecting an SRI512, an anticollision sequence has to be run to search for the Chip\_ID of the SRI512. This is a very flexible feature, however the searching loop requires time to run.

For some applications, much time could be saved by knowing the value of the SRI512 Chip\_ID beforehand, so that the SRI512 can be identified and selected directly without having to run an anticollision sequence. This is why the SRI512 was designed with an optional mask setting used to program a fixed 8-bit Chip\_ID to bits  $b_7$  to  $b_0$  of the system area. When the fixed Chip\_ID option is used, the random Chip\_ID function is disabled.

SRI512 SRI512 operation

## 5 SRI512 operation

All commands, data and CRC are transmitted to the SRI512 as 10-bit characters using ASK modulation. The start bit of the 10 bits,  $b_0$ , is sent first. The command frame received by the SRI512 at the antenna is demodulated by the 10% ASK demodulator, and decoded by the internal logic. Prior to any operation, the SRI512 must have been selected by a Select command. Each frame transmitted to the SRI512 must start with a start of frame, followed by one or more data characters, two CRC bytes and the final end of frame. When an invalid frame is decoded by the SRI512 (wrong command or CRC error), the memory does not return any error code.

When a valid frame is received, the SRI512 may have to return data to the reader. In this case, data is returned using BPSK encoding, in the form of 10-bit characters framed by an SOF and an EOF. The transfer is ended by the SRI512 sending the 2 CRC bytes and the EOF.

SRI512 states SRI512

#### 6 SRI512 states

The SRI512 can be switched into different states. Depending on the current state of the SRI512, its logic will only answer to specific commands. These states are mainly used during the anticollision sequence, to identify and to access the SRI512 in a very short time. The SRI512 provides 6 different states, as described in the following paragraphs and in *Figure 19*.

#### 6.1 Power-off state

The SRI512 is in Power-off state when the electromagnetic field around the tag is not strong enough. In this state, the SRI512 does not respond to any command.

## 6.2 Ready state

When the electromagnetic field is strong enough, the SRI512 enters the Ready state. After Power-up, the Chip\_ID is initialized with a random value. The whole logic is reset and remains in this state until an Initiate() command is issued. Any other command will be ignored by the SRI512.

## 6.3 Inventory state

The SRI512 switches from the Ready to the Inventory state after an Initiate() command has been issued. In Inventory state, the SRI512 will respond to any anticollision commands: Initiate(), Pcall16() and Slot\_marker(), and then remain in the Inventory state. It will switch to the Selected state after a Select(Chip\_ID) command is issued, if the Chip\_ID in the command matches its own. If not, it will remain in Inventory state.

#### 6.4 Selected state

In Selected state, the SRI512 is active and responds to all Read\_block(), Write\_block(), and Get\_UID() commands. When an SRI512 has entered the Selected state, it no longer responds to anticollision commands. So that the reader can access another tag, the SRI512 can be switched to the Deselected state by sending a Select(Chip\_ID2) with a Chip\_ID that does not match its own, or it can be placed in Deactivated state by issuing a Completion() command. Only one SRI512 can be in Selected state at a time.

#### 6.5 Deselected state

Once the SRI512 is in Deselected state, only a Select(Chip\_ID) command with a Chip\_ID matching its own can switch it back to Selected state. All other commands are ignored.

#### 6.6 Deactivated state

When in this state, the SRI512 can only be turned off. All commands are ignored.

SRI512 SRI512 states




Figure 19. State transition diagram

Anticollision SRI512

#### 7 Anticollision

The SRI512 provides an anticollision mechanism that searches for the Chip\_ID of each device that is present in the reader field range. When known, the Chip\_ID is used to select an SRI512 individually, and access its memory. The anticollision sequence is managed by the reader through a set of commands described in *Section 5: SRI512 operation*:

- Initiate()
- Pcall16()
- Slot\_marker().


The reader is the master of the communication with one or more SRI512 device(s). It initiates the tag communication activity by issuing an Initiate(), Pcall16() or Slot\_marker() command to prompt the SRI512 to answer. During the anticollision sequence, it might happen that two or more SRI512 devices respond simultaneously, so causing a collision. The command set allows the reader to handle the sequence, to separate SRI512 transmissions into different time slots. Once the anticollision sequence has completed, SRI512 communication is fully under the control of the reader, allowing only one SRI512 to transmit at a time.

The Anticollision scheme is based on the definition of time slots during which the SRI512 devices are invited to answer with minimum identification data: the Chip\_ID. The number of slots is fixed at 16 for the Pcall16() command. For the Initiate() command, there is no slot and the SRI512 answers after the command is issued. SRI512 devices are allowed to answer only once during the anticollision sequence. Consequently, even if there are several SRI512 devices present in the reader field, there will probably be a slot in which only one SRI512 answers, allowing the reader to capture its Chip\_ID. Using the Chip\_ID, the reader can then establish a communication channel with the identified SRI512. The purpose of the anticollision sequence is to allow the reader to select one SRI512 at a time.

The SRI512 is given an 8-bit Chip\_ID value used by the reader to select only one among up to 256 tags present within its field range. The Chip\_ID is initialized with a random value during the Ready state, or after an Initiate() command in the Inventory state.


The four least significant bits (b<sub>0</sub> to b<sub>3</sub>) of the Chip\_ID are also known as the Chip\_slot\_number. This 4-bit value is used by the Pcall16() and Slot\_marker() commands during the anticollision sequence in the Inventory state.

Figure 20. SRI512 Chip\_ID description



Each time the SRI512 receives a Pcall16() command, the Chip\_slot\_number is given a new 4-bit random value. If the new value is 0000<sub>b</sub>, the SRI512 returns its whole 8-bit Chip\_ID in its answer to the Pcall16() command. The Pcall16() command is also used to define the slot number 0 of the anticollision sequence. When the SRI512 receives the Slot\_marker(SN) command, it compares its Chip\_slot\_number with the Slot\_number parameter (SN). If they match, the SRI512 returns its Chip\_ID as a response to the command. If they do not, the SRI512 does not answer. The Slot\_marker(SN) command is used to define all the anticollision slot numbers from 1 to 15.

Figure 21. Description of a possible anticollision sequence



The value X in the answer Chip\_ID means a random hexadecimal character from 0 to F.

