

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










SRIX4K

13.56 MHz short-range contactless memory chip with 4096-bit EEPROM, anticollision and anti-clone functions

Features

- ISO 14443-2 Type B air interface compliant
- ISO 14443-3 Type B frame format compliant
- 13.56 MHz carrier frequency
- 847 kHz subcarrier frequency
- 106 Kbit/second data transfer
- France Telecom proprietary anti-clone function
- 8 bit Chip_ID based anticollision system
- 2 count-down binary counters with automated antitearing protection
- 64-bit unique identifier
- 4096-bit EEPROM with write protect feature
- Read_block and Write_block (32 bits)
- Internal tuning capacitor
- 1million erase/write cycles
- 40-year data retention
- Self-timed programming cycle
- 5 ms typical programming time



Contents SRIX4K

Contents

| 1 | Desc | cription | | 7 |
|---|------|----------|--|------|
| 2 | Sign | al desc | ription | 8 |
| | | 2.0.1 | AC1, AC0 | 8 |
| 3 | Data | transfe | er | 9 |
| | 3.1 | Input c | data transfer from the reader to the SRIX4K (request frame) | 9 |
| | | 3.1.1 | Character transmission format for request frame | 9 |
| | | 3.1.2 | Request start of frame | 10 |
| | | 3.1.3 | Request end of frame | 10 |
| | 3.2 | Output | t data transfer from the SRIX4K to the reader (answer frame) \dots | . 11 |
| | | 3.2.1 | Character transmission format for answer frame | 11 |
| | | 3.2.2 | Answer start of frame | 11 |
| | | 3.2.3 | Answer end of frame | 12 |
| | 3.3 | Transn | nission frame | . 12 |
| | 3.4 | CRC . | | . 13 |
| 4 | Mem | ory ma | pping | . 14 |
| | 4.1 | Resett | able OTP area | . 15 |
| | 4.2 | 32-bit | binary counters | . 16 |
| | 4.3 | EEPR | OM area | . 17 |
| | 4.4 | Syster | m area | . 18 |
| | | 4.4.1 | OTP_Lock_Reg | |
| | | 4.4.2 | Fixed Chip_ID (Option) | |
| 5 | SRIX | (4K ope | eration | . 20 |
| 6 | SRIX | (4K stat | tes | . 21 |
| | 6.1 | Power- | -off state | . 21 |
| | 6.2 | Ready | state | . 21 |
| | 6.3 | | ory state | |
| | 6.4 | Select | ed state | . 21 |
| | 6.5 | Desele | ected state | . 21 |
| | | | | |

| SRIX4K | Contents |
|--------|----------|
| SNIA4N | Contents |

| | 6.6 | Deactivated state | 21 |
|----------|--------|--|----|
| 7 | Antic | ollision | 23 |
| | 7.1 | Description of an anticollision sequence | 25 |
| 8 | Anti- | clone function | 27 |
| 9 | SRIX | 4K commands | 28 |
| | 9.1 | Initiate() command | 29 |
| | 9.2 | Pcall16() command | 30 |
| | 9.3 | Slot_marker(SN) command | 31 |
| | 9.4 | Select(Chip_ID) command | 32 |
| | 9.5 | Completion() command | 33 |
| | 9.6 | Reset_to_inventory() command | 34 |
| | 9.7 | Read_block(Addr) command | 35 |
| | 9.8 | Write_block (Addr, Data) command | 36 |
| | 9.9 | Get_UID() command | 37 |
| | 9.10 | Power-on state | 38 |
| 10 | Maxii | mum rating | 39 |
| 11 | DC a | nd ac parameters | 40 |
| 12 | Part i | numbering | 42 |
| Appendix | x A IS | SO 14443 Type B CRC calculation | 43 |
| Appendix | x B S | RIX4K command summary | 44 |
| Revision | histor | v | 46 |

List of tables SRIX4K

List of tables

| Table 1. | Signal names | . 7 |
|-----------|---------------------------------|-----|
| Table 2. | Bit description | |
| Table 3. | Standard anticollision sequence | |
| Table 4. | Command code | 28 |
| Table 5. | Absolute maximum ratings | 39 |
| Table 6. | Operating conditions | 40 |
| Table 7. | DC characteristics | 40 |
| Table 8. | AC characteristics | 40 |
| Table 9. | Ordering information scheme | 42 |
| Table 10. | Document revision history | 46 |

SRIX4K List of figures

List of figures

| Figure 1. | Logic diagram | 7 |
|------------|---|----|
| Figure 2. | Die floor plan | 8 |
| Figure 3. | 10% ASK modulation of the received wave | 9 |
| Figure 4. | SRIX4K request frame character format | 9 |
| Figure 5. | Request start of frame | 10 |
| Figure 6. | Request end of frame | |
| Figure 7. | Wave transmitted using BPSK subcarrier modulation | 11 |
| Figure 8. | Answer start of frame | |
| Figure 9. | Answer end of frame | 12 |
| Figure 10. | Example of a complete transmission frame | |
| Figure 11. | CRC transmission rules | |
| Figure 12. | SRIX4K memory mapping | |
| Figure 13. | Resettable OTP area (addresses 0 to 4) | |
| Figure 14. | Write_block update in Standard mode (binary format) | |
| Figure 15. | Write_block update in Reload mode (binary format) | |
| Figure 16. | Binary counter (addresses 5 to 6) | |
| Figure 17. | Count down example (binary format) | |
| Figure 18. | EEPROM (addresses 7 to 127) | |
| Figure 19. | System area | |
| Figure 20. | State transition diagram | |
| Figure 21. | SRIX4K Chip_ID description | |
| Figure 22. | Description of a possible anticollision sequence | |
| Figure 23. | Example of an anticollision sequence | |
| Figure 24. | Initiate request format | |
| Figure 25. | Initiate response format | |
| Figure 26. | Initiate frame exchange between reader and SRIX4K | |
| Figure 27. | Pcall16 request format | |
| Figure 28. | Pcall16 response format | |
| Figure 29. | Pcall16 frame exchange between reader and SRIX4K | |
| Figure 30. | Slot_marker request format | |
| Figure 31. | Slot_marker response format | |
| Figure 32. | Slot_marker frame exchange between reader and SRIX4K | |
| Figure 33. | Select request format | |
| Figure 34. | Select response format | |
| Figure 35. | Select frame exchange between reader and SRIX4K | |
| Figure 36. | Completion request format | |
| Figure 37. | Completion response format | |
| Figure 38. | Completion frame exchange between reader and SRIX4K | 33 |
| Figure 39. | Reset_to_inventory request format | |
| Figure 40. | Reset to inventory response format | |
| Figure 41. | Reset_to_inventory frame exchange between reader and SRIX4K | |
| Figure 42. | Read_block request format | |
| Figure 43. | Read_block response format | |
| Figure 44. | Read_block frame exchange between reader and SRIX4K | |
| Figure 45. | Write_block request format | |
| Figure 46. | Write_block response format | |
| Figure 47. | Write_block frame exchange between reader and SRIX4K | |
| Figure 48. | Get UID request format | |



List of figures SRIX4K

| Figure 49. | Get_UID response format | . 37 |
|------------|---|------|
| Figure 50. | 64-bit unique identifier of the SRIX4K | . 38 |
| Figure 51. | Get_UID frame exchange between reader and SRIX4K | . 38 |
| Figure 52. | SRIX4K synchronous timing, transmit and receive | . 41 |
| Figure 53. | Initiate frame exchange between reader and SRIX4K | . 44 |
| Figure 54. | Pcall16 frame exchange between reader and SRIX4K | . 44 |
| Figure 55. | Slot_marker frame exchange between reader and SRIX4K | . 44 |
| Figure 56. | Select frame exchange between reader and SRIX4K | . 44 |
| Figure 57. | Completion frame exchange between reader and SRIX4K | . 44 |
| Figure 58. | Reset_to_inventory frame exchange between reader and SRIX4K | . 45 |
| Figure 59. | Read_block frame exchange between reader and SRIX4K | . 45 |
| Figure 60. | Write_block frame exchange between reader and SRIX4K | . 45 |
| Figure 61 | Get LIID frame exchange between reader and SRIX4K | 45 |


SRIX4K Description

1 Description

The SRIX4K is a contactless memory, powered by an externally transmitted radio wave. It contains a 4096-bit user EEPROM fabricated with STMicroelectronics CMOS technology. The memory is organized as 128 blocks of 32 bits. The SRIX4K is accessed via the 13.56 MHz carrier. Incoming data are demodulated and decoded from the received amplitude shift keying (ASK) modulation signal and outgoing data are generated by load variation using bit phase shift keying (BPSK) coding of a 847 kHz subcarrier. The received ASK wave is 10% modulated. The data transfer rate between the SRIX4K and the reader is 106 Kbit/s in both reception and emission modes.

The SRIX4K follows the ISO 14443-2 Type B recommendation for the radio-frequency power and signal interface.

Figure 1. Logic diagram



The SRIX4K is specifically designed for short range applications that need secure and reusable products. The SRIX4K includes an anticollision mechanism that allows it to detect and select tags present at the same time within range of the reader. The anticollision is based on a probabilistic scanning method using slot markers. The SRIX4K provides an anticlone function which allows its authentication. Using the STMicroelectronics single chip coupler, CRX14, it is easy to design a reader with the authentication capability and to build a system with a high level of security.

Table 1. Signal names

| Signal name | Description |
|-------------|--------------|
| AC1 | Antenna coil |
| AC0 | Antenna coil |


Signal description SRIX4K

The SRIX4K contactless EEPROM can be randomly read and written in block mode (each block containing 32 bits). The instruction set includes the following ten commands:

- Read_block
- Write block
- Initiate
- Pcall16
- Slot marker
- Select
- Completion
- Reset_to_inventory
- Authenticate
- Get_UID

The SRIX4K memory is organized in three areas, as described in *Figure 12*. The first area is a resettable OTP (one time programmable) area in which bits can only be switched from 1 to 0. Using a special command, it is possible to erase all bits of this area to 1. The second area provides two 32-bit binary counters which can only be decremented from FFFF FFFFh to 0000 0000h, and gives a capacity of 4,294,967,296 units per counter. The last area is the EEPROM memory. It is accessible by block of 32 bits and includes an auto-erase cycle during each Write_block command.





2 Signal description

2.0.1 AC1, AC0

The pads for the antenna coil. AC1 and AC0 must be directly bonded to the antenna.


SRIX4K Data transfer

3 Data transfer

3.1 Input data transfer from the reader to the SRIX4K (request frame)

The reader must generate a 13.56 MHz sinusoidal carrier frequency at its antenna, with enough energy to "remote-power" the memory. The energy received at the SRIX4K's antenna is transformed into a supply voltage by a regulator, and into data bits by the ASK demodulator. For the SRIX4K to decode correctly the information it receives, the reader must 10% amplitude-modulate the 13.56 MHz wave before sending it to the SRIX4K. This is represented in *Figure 3*. The data transfer rate is 106 Kbits/s.

Figure 3. 10% ASK modulation of the received wave




3.1.1 Character transmission format for request frame

The SRIX4K transmits and receives data bytes as 10-bit characters, with the least significant bit (b_0) transmitted first, as shown in *Figure 4*. Each bit duration, an ETU (elementary time unit), is equal to 9.44 μ s (1/106 kHz).

These characters, framed by a start of frame (SOF) and an end of frame (EOF), are put together to form a command frame as shown in *Figure 10*. A frame includes an SOF, commands, addresses, data, a CRC and an EOF as defined in the ISO 14443-3 Type B Standard. If an error is detected during data transfer, the SRIX4K does not execute the command, but it does not generate an error frame.

Figure 4. SRIX4K request frame character format



Data transfer SRIX4K

Table 2. Bit description


| Bit | Description | Value |
|----------------------------------|--|---|
| b ₀ | Start bit used to synchronize the transmission | $b_0 = 0$ |
| b ₁ to b ₈ | Information byte (command, address or data) | The information byte is sent with the least significant bit first |
| b ₉ | Stop bit used to indicate the end of a character | b ₉ = 1 |

3.1.2 Request start of frame

The SOF described in *Figure 5* is composed of:

- one falling edge,
- followed by 10 ETUs at logic-0,
- followed by a single rising edge,
- followed by at least 2 ETUs (and at most 3) at logic-1.

Figure 5. Request start of frame




3.1.3 Request end of frame

The EOF shown in Figure 6 is composed of:

- one falling edge,
- followed by 10 ETUs at logic-0,
- followed by a single rising edge.

Figure 6. Request end of frame



SRIX4K Data transfer

3.2 Output data transfer from the SRIX4K to the reader (answer frame)

The data bits issued by the SRIX4K use retro-modulation. Retro-modulation is obtained by modifying the SRIX4K current consumption at the antenna (load modulation). The load modulation causes a variation at the reader antenna by inductive coupling. With appropriate detector circuitry, the reader is able to pick up information from the SRIX4K. To improve load-modulation detection, data is transmitted using a BPSK encoded, 847 kHz subcarrier frequency f_s as shown in *Figure 7*, and as specified in the ISO 14443-2 Type B Standard.

Data Bit to be Transmitted to the Reader

Or

847kHz BPSK Modulation Generated by the SRIX4K

BPSK Modulation at 847kHz

During a One-bit Data Transfer Time (1/106kHz)

Al05730

Figure 7. Wave transmitted using BPSK subcarrier modulation

3.2.1 Character transmission format for answer frame


The character format is the same as for input data transfer (*Figure 4*). The transmitted frames are made up of an SOF, data, a CRC and an EOF (*Figure 10*). As with an input data transfer, if an error occurs, the reader does not issue an error code to the SRIX4K, but it should be able to detect it and manage the situation. The data transfer rate is 106 Kbits/second.

3.2.2 Answer start of frame

The SOF described in *Figure 8* is composed of:

- followed by 10 ETUs at logic-0
- followed by 2 ETUs at logic-1

Figure 8. Answer start of frame




Data transfer SRIX4K

3.2.3 Answer end of frame

The EOF shown in Figure 9 is composed of:

- followed by 10 ETUs at logic-0,
- followed by 2 ETUs at logic-1.


Figure 9. Answer end of frame



3.3 Transmission frame

Between the request data transfer and the Answer data transfer, all ASK and BPSK modulations are suspended for a minimum time of t_0 = $128/f_{\rm S}$. This delay allows the reader to switch from Transmission to Reception mode. It is repeated after each frame. After t_0 , the 13.56 MHz carrier frequency is modulated by the SRIX4K at 847 kHz for a period of t_1 = $128/f_{\rm S}$ to allow the reader to synchronize. After t_1 , the first phase transition generated by the SRIX4K forms the start bit ('0') of the Answer SOF. After the falling edge of the Answer EOF, the reader waits a minimum time, t_2 , before sending a new request frame to the SRIX4K.





SRIX4K Data transfer

3.4 CRC

The 16-bit CRC used by the SRIX4K is generated in compliance with the ISO 14443 Type B recommendation. For further information, please see *Appendix A*. The initial register contents are all 1s: FFFFh.


The two-byte CRC is present in every request and in every answer frame, before the EOF. The CRC is calculated on all the bytes between SOF (not included) and the CRC field.

Upon reception of a request from a reader, the SRIX4K verifies that the CRC value is valid. If it is invalid, the SRIX4K discards the frame and does not answer the reader.

Upon reception of an Answer from the SRIX4K, the reader should verify the validity of the CRC. In case of error, the actions to be taken are the reader designer's responsibility.

The CRC is transmitted with the least significant byte first and each byte is transmitted with the least significant bit first.

Figure 11. CRC transmission rules



Memory mapping SRIX4K

4 Memory mapping

The SRIX4K is organized as 128 blocks of 32 bits as shown in *Figure 12*. All blocks are accessible by the Read_block command. Depending on the write access, they can be updated by the Write_block command. A Write_block updates all the 32 bits of the block.

Figure 12. SRIX4K memory mapping

| Block | Msb | 32-bi | it block | | Lsb | Description |
|-------|--------------------------------|-----------------------------------|--------------------------|-------------------------------|-------|---------------------|
| Addr | b ₃₁ b ₂ | 4 b ₂₃ b ₁₆ | , b ₁₅ | b ₈ b ₇ | b_0 | Description |
| 0 | | 32 bits Boo | lean area | | | |
| 1 | | 32 bits Boo | lean area | | |] |
| 2 | | 32 bits Boo | lean area | | | Resettable OTP bits |
| 3 | | 32 bits Boo | lean area | | | |
| 4 | | 32 bits Boo | lean area | | | |
| 5 | | 32 bits bina | ry counter | | | Count down |
| 6 | | 32 bits bina | ry counter | | | counter |
| 7 | | User a | area | | | |
| 8 | | User a | area | | | |
| 9 | | User a | area | | | |
| 10 | | User a | area | | |] |
| 11 | | User a | area | | | Lockable EEPROM |
| 12 | | User a | area | | | |
| 13 | | User a | area | | | |
| 14 | | User a | area | | | |
| 15 | | User a | area | | | |
| 16 | | User a | area | | | |
| | | User | area | | | EEPROM |
| 127 | | User a | area | | | |
| | | | | | | |
| 255 | OTP_Lock_Reg | ST Res | erved | Fixed Cl (Opti | | System OTP bits |
| | | | | | | |
| UID0 | | 64 bits U | ID area | | | ROM |
| UID1 | | 3.230 | | | | |

SRIX4K Memory mapping


4.1 Resettable OTP area

In this area contains five individual 32-bit Boolean words (see *Figure 13* for a map of the area). A Write_block command will not erase the previous contents of the block as the write cycle is not preceded by an auto-erase cycle. This feature can be used to reset selected bits from 1 to 0. All bits previously at 0 remain unchanged. When the 32 bits of a block are all at 0, the block is empty, and cannot be updated any more. See *Figure 14* and *Figure 15* for examples of the result of the Write_block command in the resettable OTP area.

Figure 13. Resettable OTP area (addresses 0 to 4)

| Block address | MSb b31 | b24 b23 | 32-bit block b16 b15 | b8 b7 | LSb b0 | Description |
|------------------|------------|---------|-------------------------|-------|-----------|-----------------------|
| 0 | | | 32-bit Boolean area | | | |
| 1 | | | 32-bit Boolean area | | | 5 |
| 2 | | | 32-bit Boolean area | | | Resettable OTP bit |
| 3 | | | 32-bit Boolean area | | | |
| 4 | | | 32-bit Boolean area | | | |

Figure 14. Write_block update in Standard mode (binary format)



The five 32-bit blocks making up the resettable OTP area can be erased in one go by adding an auto-erase cycle to the Write_block command. An auto-erase cycle is added each time the SRIX4K detects a Reload command. The Reload command is implemented through a specific update of the 32-bit binary counter located at block address 6 (see Section 4.2: 32-bit binary counters for details).

Memory mapping SRIX4K

h31 hΩ 0 1 0 1 1 0 1 Previous data stored in block 1 Data to be written 0 0 0 0 New data stored in block ai07659

Figure 15. Write block update in Reload mode (binary format)

4.2 32-bit binary counters

The two 32-bit binary counters located at block addresses 5 and 6, respectively, are used to count down from 2^{32} (4096 million) to 0. The SRIX4K uses dedicated logic that only allows the update of a counter if the new value is lower than the previous one. This feature allows the application to count down by steps of 1 or more. The initial value in Counter 5 is FFFF FFFEh and is FFFF FFFFh in Counter 6. When the value displayed is 0000 0000h, the counter is empty and cannot be reloaded. The counter is updated by issuing the Write_block command to block address 5 or 6, depending on which counter is to be updated. The Write_block command writes the new 32-bit value to the counter block address. *Figure 17* shows examples of how the counters operate.

The counter programming cycles are protected by automated antitearing logic. This function allows the counter value to be protected in case of power down within the programming cycle. In case of power down, the counter value is not updated and the previous value continues to be stored.

Figure 16. Binary counter (addresses 5 to 6)

| Block Address | MSb b31 | b24 b23 | 32-bit block b16 b15 | b8 b7 | LSb b0 | Description |
|------------------|------------|---------|-------------------------|-------|-----------|-------------|
| 5 | | | 32-bit binary counter | | | Count down |
| 6 | | | 32-bit binary counter | | | Counter |

SRIX4K Memory mapping

b31 b0 Initial data 1-unit decrement 1-unit decrement 1-unit decrement 8-unit decrement Increment not allowed ai07661

Figure 17. Count down example (binary format)

The counter with block address 6 controls the Reload command used to reset the resettable OTP area (addresses 0 to 4). Bits b_{31} to b_{21} act as an 11-bit Reload counter; whenever one of these 11 bits is updated, the SRIX4K detects the change and adds an Erase cycle to the Write_block command for locations 0 to 4 (see *Section 4.1: Resettable OTP area*). The Erase cycle remains active until a Power-off or a Select command is issued. The SRIX4K's resettable OTP area can be reloaded up to 2,047 times (2^{11} -1).

4.3 EEPROM area

The 121 blocks between addresses 7 and 127 are EEPROM blocks of 32 bits each (484 bytes in total). (See *Figure 18* for a map of the area.) These blocks can be accessed using the Read_block and Write_block commands. The Write_block command for the EEPROM area always includes an auto-erase cycle prior to the write cycle.

Blocks 7 to 15 can be write-protected. Write access is controlled by the 8 bits of the OTP_Lock_Reg located at block address 255 (see *Section 4.4.1: OTP_Lock_Reg* for details). Once protected, these blocks (7 to 15) cannot be unprotected.

Memory mapping SRIX4K

Figure 18. EEPROM (addresses 7 to 127)

| Description | LSb b0 | b8 b7 | 32-bit block b16 b15 | b24 b23 | MSb b31 | Block address |
|--------------------|-----------|-------|-------------------------|---------|------------|------------------|
| | | | User area | | | 7 |
| | | | User area | | | 8 |
| | | | User area | | | 9 |
| | | | User area | | | 10 |
| Lockable EEPROM | | | User area | | | 11 |
| | | | User area | | | 12 |
| | | | User area | | | 13 |
| | | | User area | | | 14 |
| | | | User area | | | 15 |
| | | | User area | | | 16 |
| EEPROM | | | User area | | | |
| | | | User area | | | 127 |

4.4 System area

This area is used to modify the settings of the SRIX4K. It contains 3 registers: OTP_Lock_Reg, Fixed Chip_ID and ST Reserved. See *Figure 19* for a map of this area.

A Write_block command in this area will not erase the previous contents. Selected bits can thus be set from 1 to 0. All bits previously at 0 remain unchanged. Once all the 32 bits of a block are at 0, the block is empty and cannot be updated any more.

Figure 19. System area

| Block | MSb | | 32-bit block | | | LSb | Description | |
|---------|---------|---------|--------------|----|------------------------|-----|-------------|--|
| address | b31 | b24 b23 | b16 b15 | b8 | b7 | b0 | Description | |
| 255 | OTP_Loc | ck_Reg | ST reserved | | Fixed Chip_ID (Option) | | ОТР | |

SRIX4K Memory mapping

4.4.1 OTP_Lock_Reg

The 8 bits, b_{31} to b_{24} , of the System area (block address 255) are used as OTP_Lock_Reg bits in the SRIX4K. They control the write access to the 9 EEPROM blocks with addresses 7 to 15 as follows:

- When b₂₄ is at 0, blocks 7 and 8 are write-protected
- When b₂₅ is at 0, block 9 is write-protected
- When b₂₆ is at 0, block 10 is write-protected
- When b₂₇ is at 0, block 11 is write-protected
- When b₂₈ is at 0, block 12 is write-protected
- When b₂₉ is at 0, block 13 is write-protected
- When b₃₀ is at 0, block 14 is write-protected
- When b₃₁ is at 0, block 15 is write-protected.

The OTP_Lock_Reg bits cannot be erased. Once write-protected, EEPROM blocks behave like ROM blocks and cannot be unprotected.

4.4.2 Fixed Chip_ID (Option)

The SRIX4K is provided with an anticollision feature based on a random 8-bit Chip_ID. Prior to selecting an SRIX4K, an anticollision sequence has to be run to search for the Chip_ID of the SRIX4K. This is a very flexible feature, however the searching loop requires time to run.

For some applications, much time could be saved by knowing the value of the SRIX4K Chip_ID beforehand, so that the SRIX4K can be identified and selected directly without having to run an anticollision sequence. This is why the SRIX4K was designed with an optional mask setting used to program a fixed 8-bit Chip_ID to bits b_7 to b_0 of the system area. When the fixed Chip_ID option is used, the random Chip_ID function is disabled.

SRIX4K operation SRIX4K

5 SRIX4K operation

All commands, data and CRC are transmitted to the SRIX4K as 10-bit characters using ASK modulation. The start bit of the 10 bits, b_0 , is sent first. The command frame received by the SRIX4K at the antenna is demodulated by the 10% ASK demodulator, and decoded by the internal logic. Prior to any operation, the SRIX4K must have been selected by a Select command. Each frame transmitted to the SRIX4K must start with a start of frame, followed by one or more data characters, two CRC bytes and the final end of frame. When an invalid frame is decoded by the SRIX4K (wrong command or CRC error), the memory does not return any error code.

When a valid frame is received, the SRIX4K may have to return data to the reader. In this case, data is returned using BPSK encoding, in the form of 10-bit characters framed by an SOF and an EOF. The transfer is ended by the SRIX4K sending the 2 CRC bytes and the EOF.

SRIX4K STATES SRIX4K STATES

6 SRIX4K states

The SRIX4K can be switched into different states. Depending on the current state of the SRIX4K, its logic will only answer to specific commands. These states are mainly used during the anticollision sequence, to identify and to access the SRIX4K in a very short time. The SRIX4K provides 6 different states, as described in the following paragraphs and in *Figure 20*.

6.1 Power-off state

The SRIX4K is in Power-off state when the electromagnetic field around the tag is not strong enough. In this state, the SRIX4K does not respond to any command.

6.2 Ready state

When the electromagnetic field is strong enough, the SRIX4K enters the Ready state. After power-up, the Chip_ID is initialized with a random value. The whole logic is reset and remains in this state until an Initiate() command is issued. Any other command will be ignored by the SRIX4K.

6.3 Inventory state

The SRIX4K switches from the Ready to the Inventory state after an Initiate() command has been issued. In Inventory state, the SRIX4K will respond to any anticollision commands: Initiate(), Pcall16() and Slot_marker(), and then remain in the Inventory state. It will switch to the Selected state after a Select(Chip_ID) command is issued, if the Chip_ID in the command matches its own. If not, it will remain in Inventory state.

6.4 Selected state

In Selected state, the SRIX4K is active and responds to all Read_block(), Write_block(), Authenticate() and Get_UID() commands. When an SRIX4K has entered the Selected state, it no longer responds to anticollision commands. So that the reader can access another tag, the SRIX4K can be switched to the Deselected state by sending a Select(Chip_ID2) with a Chip_ID that does not match its own, or it can be placed in Deactivated state by issuing a Completion() command. Only one SRIX4K can be in Selected state at a time.

6.5 Deselected state

Once the SRIX4K is in Deselected state, only a Select(Chip_ID) command with a Chip_ID matching its own can switch it back to Selected state. All other commands are ignored.

6.6 Deactivated state

When in this state, the SRIX4K can only be turned off. All commands are ignored.

SRIX4K states SRIX4K




Figure 20. State transition diagram

SRIX4K Anticollision

7 Anticollision

The SRIX4K provides an anticollision mechanism that searches for the Chip_ID of each device that is present in the reader field range. When known, the Chip_ID is used to select an SRIX4K individually, and access its memory. The anticollision sequence is managed by the reader through a set of commands described in *Section 5: SRIX4K operation*:


- Initiate()
- Pcall16()
- Slot_marker().

The reader is the master of the communication with one or more SRIX4K device(s). It initiates the tag communication activity by issuing an Initiate(), Pcall16() or Slot_marker() command to prompt the SRIX4K to answer. During the anticollision sequence, it might happen that two or more SRIX4K devices respond simultaneously, so causing a collision. The command set allows the reader to handle the sequence, to separate SRIX4K transmissions into different time slots. Once the anticollision sequence has completed, SRIX4K communication is fully under the control of the reader, allowing only one SRIX4K to transmit at a time.

The Anticollision scheme is based on the definition of time slots during which the SRIX4K devices are invited to answer with minimum identification data: the Chip_ID. The number of slots is fixed at 16 for the Pcall16() command. For the Initiate() command, there is no slot and the SRIX4K answers after the command is issued. SRIX4K devices are allowed to answer only once during the anticollision sequence. Consequently, even if there are several SRIX4K devices present in the reader field, there will probably be a slot in which only one SRIX4K answers, allowing the reader to capture its Chip_ID. Using the Chip_ID, the reader can then establish a communication channel with the identified SRIX4K. The purpose of the anticollision sequence is to allow the reader to select one SRIX4K at a time.

The SRIX4K is given an 8-bit Chip_ID value used by the reader to select only one among up to 256 tags present within its field range. The Chip_ID is initialized with a random value during the Ready state, or after an Initiate() command in the Inventory state. The four least significant bits $(b_0 t_0 b_3)$ of the Chip_ID are also known as the Chip_slot_number. This 4-bit value is used by the Pcall16() and Slot_marker() commands during the anticollision sequence in the Inventory state.


Figure 21. SRIX4K Chip_ID description



Each time the SRIX4K receives a Pcall16() command, the Chip_slot_number is given a new 4-bit random value. If the new value is 0000_b, the SRIX4K returns its whole 8-bit Chip_ID in its answer to the Pcall16() command. The Pcall16() command is also used to define the slot number 0 of the anticollision sequence. When the SRIX4K receives the Slot_marker(SN) command, it compares its Chip_slot_number with the Slot_number parameter (SN). If they match, the SRIX4K returns its Chip_ID as a response to the command. If they do not, the SRIX4K does not answer. The Slot_marker(SN) command is used to define all the anticollision slot numbers from 1 to 15.

SRIX4K

Description of a possible anticollision sequence



The value X in the Answer Chip_ID means a random hexadecimal character from 0 to F.



SRIX4K Anticollision

7.1 Description of an anticollision sequence

The anticollision sequence is initiated by the Initiate() command which triggers all the SRIX4K devices that are present in the reader field range, and that are in Inventory state. Only SRIX4K devices in Inventory state will respond to the Pcall16() and Slot_marker(SN) anticollision commands.

A new SRIX4K introduced in the field range during the anticollision sequence will not be taken into account as it will not respond to the Pcall16() or Slot_marker(SN) command (Ready state). To be considered during the anticollision sequence, it must have received the Initiate() command and entered the Inventory state.

Table 3 shows the elements of a standard anticollision sequence. (See *Figure 23* for an example.)

Table 3. Standard anticollision sequence

| 14510 01 | Table 5. Standard anticomision sequence | | | | | |
|----------|---|---|--|--|--|--|
| Step 1 | Init: | Send Initiate(). If no answer is detected, go to step1. If only 1 answer is detected, select and access the SRIX4K. After accessing the SRIX4K, deselect the tag and go to step1. If a collision (many answers) is detected, go to step2. | | | | |
| Step 2 | Slot 0 | Send Pcall16(). - If no answer or collision is detected, go to step3. - If 1 answer is detected, store the Chip_ID, Send Select() and go to step3. | | | | |
| Step 3 | Slot 1 | Send Slot_marker(1). - If no answer or collision is detected, go to step4. - If 1 answer is detected, store the Chip_ID, Send Select() and go to step4. | | | | |
| Step 4 | Slot 2 | Send Slot_marker(2). - If no answer or collision is detected, go to step5. - If 1 answer is detected, store the Chip_ID, Send Select() and go to step5. | | | | |
| Step N | Slop N | Send Slot_marker(3 up to 14) – If no answer or collision is detected, go to stepN+1. – If 1 answer is detected, store the Chip_ID, Send Select() and go to stepN+1. | | | | |
| Step 17 | Slot 15 | Send Slot_marker(15). - If no answer or collision is detected, go to step18. - If 1 answer is detected, store the Chip_ID, Send Select() and go to step18. | | | | |
| Step 18 | | All the slots have been generated and the Chip_ID values should be stored into the reader memory. Issue the Select(Chip_ID) command and access each identified SRIX4K one by one. After accessing each SRIX4K, switch them into Deselected or Deactivated state, depending on the application needs. — If collisions were detected between Step2 and Step17, go to Step2. — If no collision was detected between Step2 and Step17, go to Step1. | | | | |

After each Slot_marker() command, there may be several, one or no answers from the SRIX4K devices. The reader must handle all the cases and store all the Chip_IDs, correctly decoded. At the end of the anticollision sequence, after Slot_marker(15), the reader can start working with one SRIX4K by issuing a Select() command containing the desired Chip_ID. If a collision is detected during the anticollision sequence, the reader has to generate a new sequence in order to identify all unidentified SRIX4K devices in the field. The anticollision sequence can stop when all SRIX4K devices have been identified.