imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





28-Bit Configurable Registered Buffer for DDR2

Recommended Application:

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS97U877
- Ideal for DDR2 400, 533 and 667

Product Features:

- 28-bit 1:2 registered buffer with parity check functionality
- Supports SSTL_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on CSGEN and RESET# inputs
- Low voltage operation V_{DD} = 1.7V to 1.9V
- Available in 176 BGA package
- Green packages available

Pin Configuration 4 5 6 7 А в С Ο D F F G н J ĸ L м Ν Р R т U V Ο W Υ AA AB

176 Ball BGA (Top View)

Functionality Truth Table

			Inputs					Out	puts	
RST#	DCS0#	DCS1#	CSGEN	СК	CK#	Dn, DODTn, DCKEn	Qn	QCS0#	QCS1#	QODT, QCKE
н	L	L	Х	Ŷ	\downarrow	L	L	L	L	L
н	L	L	Х	Ŷ	\downarrow	Н	Н	L	L	Н
н	L	L	Х	L or H	L or H	Х	Q ₀	Q ₀	Q ₀	Q ₀
н	L	Н	х	Ŷ	\downarrow	L	L	L	н	L
н	L	Н	Х	\uparrow	\downarrow	Н	Н	L	Н	Н
н	L	н	х	L or H	L or H	х	Q ₀	Q ₀	Q ₀	Q ₀
н	Н	L	Х	Ŷ	\downarrow	L	L	Н	L	L
н	н	L	х	\uparrow	\downarrow	Н	н	Н	L	Н
н	Н	L	Х	L or H	L or H	х	Q ₀	Q ₀	Q ₀	Q ₀
н	Н	Н	L	Ŷ	\downarrow	L	L	Н	Н	L
н	н	н	L	Ŷ	\downarrow	н	Н	н	Н	н
н	Н	Н	L	L or H	L or H	Х	Q ₀	Q ₀	Q ₀	Q ₀
н	н	Н	Н	Ŷ	\downarrow	L	Q ₀	н	Н	L
н	Н	Н	Н	\uparrow	\downarrow	Н	Q ₀	Н	Н	Н
н	Н	Н	Н	L or H	L or H	х	Q ₀	Q ₀	Q ₀	Q ₀
L	X or floating	L	L	L	L					

^{08/14/06}

ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals. ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.



А	D2	D1	С	GND	V _{REF}	GND	Q1A	Q1B
В	D4	D3	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q2A	Q2B
С	D6 (DCKE1)	D5	GND	GND	GND	GND	Q3A	Q3B
D	D8 (DCKE0)	D7	V _{DD}	V_{DD}	V _{DD}	V _{DD}	Q4A	Q4B
Е	D9	Q6A (QCKE1A)	GND	GND	GND	GND	Q5A	Q5B
F	D10	Q8A QCKE0A	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q7A	Q6B (QCKE1B)
G	D11	Q10A	GND	GND	GND	GND	Q9A	Q7B
Н	D12	Q12A	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q11A	Q8B (QCKE0B)
J	DCS1#	QCS1A#	GND	GND	GND	GND	Q10B	Q9B
Κ	DCS0#	QCS0A#	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q12B	Q11B
L	СК	CSGEN	PAR_IN	GND	GND	GND	Q14B (QCS0B#)	Q13B (QCS1B#)
Μ	CK3	RESET#	QERR#	V_{DD}	V _{DD}	V _{DD}	Q15B (QODT0B)	Q16B (QODT1B)
Ν	D15 (DODT0)	Q15A (QODT0A)	GND	GND	GND	GND	Q17B	Q18B
Р	D16 (DODT1)	Q16A (Q0DT1A)	V _{DD}	V_{DD}	V _{DD}	V _{DD}	Q19B	Q20B
R	D17	Q17A	GND	GND	GND	GND	Q18A	Q21B
Т	D18	Q19A	V_{DD}	V _{DD}	V _{DD}	V _{DD}	Q20A	Q22B
U	D19	Q21A	GND	GND	GND	GND	Q22A	Q23B
V	D20	Q23A	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q24A	Q24B
W	D21	D22	GND	GND	GND	GND	Q25A	Q25B
Y	D23	D24	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q26A	Q26B
AA	D25	D26	GND	GND	GND	GND	Q27A	Q27B
AB	D27	D28	NC	V _{DD}	V _{REF}	VDD	Q28A	Q28B
	1	2	3	4	5	6	7	8
			1	·2 Rogista	$r \Delta (C = 0)$			

Ball Assignments

1:2 Register A (C=0)





А	D2	D1	С	GND	V _{REF}	GND	Q1A	Q1B
В	D4	D3	V _{DD}	V _{DD}		V _{DD}	Q2A	Q2B
		D5						
С	D6	_	GND	GND	GND	GND	Q3A	Q3B
D	D8	D7	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q4A	Q4B
Е	D9	Q6A	GND	GND	GND	GND	Q5A	Q5B
F	D10	Q8A	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q7A	Q6B
G	D11	Q10A	GND	GND	GND	GND	Q9A	Q7B
Н	D12	Q12A	V_{DD}	V_{DD}	V _{DD}	V _{DD}	Q11A	Q8B
J	D13 (DODT1)	Q13A (QODT1A)	GND	GND	GND	GND	Q10B	Q9B
K	D14 (DODT0)	Q14A (QODT0A)	V _{DD}	V _{DD}	V _{DD}	V _{DD}	Q12B	Q11B
L	СК	CSŒN	PAR_IN	GND	GND	GND	Q14B (QODT0B)	Q13B (QODT1B)
Μ	CK#	RESET#	QERR#	V_{DD}	V _{DD}	V _{DD}	Q15B (QCS0B#)	Q16B (QCS1B#)
Ν	D15 (DCS0#)	Q15A (QCS0#)	GND	GND	GND	GND	Q17B	Q18B
Ρ	D16 (DCS1#)	Q16A (QCS1A#)	V_{DD}	V_{DD}	V_{DD}	V _{DD}	Q19B	Q20B
R	D17	Q17A	GND	GND	GND	GND	Q18A	Q21B (QCKE0B)
Т	D18	Q19	V_{DD}	V_{DD}	V _{DD}	V _{DD}	Q20A	Q22B
U	D19	Q21A (QCKE0A)	GND	GND	GND	GND	Q22A	Q23B (QCKE1B)
V	D20	Q23A (QCKE1A)	V_{DD}	V_{DD}	V _{DD}	V _{DD}	Q24A	Q24B
W	D21 (DCKE0)	D22	GND	GND	GND	GND	Q25A	Q25B
Y	D23 (DCKE1)	D24	V _{DD}	V_{DD}	V _{DD}	V _{DD}	Q26A	Q26B
AA	D25	D26	GND	GND	GND	GND	Q27A	Q27B
AB	D27	D28	NC	V _{DD}	V _{REF}	VDD	Q28A	Q28B
	1	2	3	4	5	6	7	8
				1:2 Regist	er B (C=1)			

Ball Assignments

Note: NC denotes a no-connect (ball present but not connected to the die).



General Description

This 28-bit 1:2 configurable registered buffer is designed for 1.7-V to 1.9-V VDD operation. All inputs are compatible with the JEDEC standard for SSTL_18, except the chip-select gate-enable (CSGEN), control (C), and reset (RESET) inputs, which are LVCMOS. All outputs are edge-controlled circuits optimized for unterminated DIMM loads, and meet SSTL_18 specifications, except the open-drain error (QERR) output.

The **ICSSSTUB32S868D** operates from a differential clock (CK and CK). Data are registered at the crossing of CK going high and CK going low. The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low except QERR. The LVCMOS RESET and C inputs always must be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up. In the DDR2 RDIMM application, RESET is specified to be completely asynchronous with respect to CK and CK. Therefore, no timing relationship can be ensured between the two. When entering reset, the register will be cleared and the data outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RESET until the input receivers are fully enabled, the design of the **ICSSSTUB32S868D** must ensure that the outputs will remain low, thus ensuring no glitches on the output.

			Inpu	ts			Output
RST#	DCS0#	DCS1#	СК	CK#	Σ of inputs = H (D1 - D28)	PAR_IN [†]	QERR# [‡]
Н	L	Х	Ŷ	\rightarrow	Even	L	Н
Н	L	Х	\uparrow	\downarrow	Odd	L	L
Н	L	Х	\uparrow	\rightarrow	Even	Н	L
Н	L	Х	\uparrow	\rightarrow	Odd	Н	Н
Н	Х	L	\uparrow	\downarrow	Even	L	Н
Н	Х	L	\uparrow	\rightarrow	Odd	L	L
Н	Х	L	\uparrow	\rightarrow	Even	Н	L
Н	Х	L	\uparrow	\rightarrow	Odd	Н	Н
Н	Н	Н	\uparrow	\downarrow	Х	Х	QERR# ₀ §
Н	Х	Х	L or H	L or H	Х	Х	QERR# ₀
L	X or floating	X or floating	X or floating	X or floating	х	X or floating	Н

† PAR_IN arrives one clock cycle after the data to which it applies.

‡ This transition assumes QERR# is high at the crossing of CK going high and CK# going low. If QERR# is low, it stays latches low for two clock cycles or until RST# is driven low.

§ If DCS0#, DCS1#, and CSGEN are driven high, the device is placed in low-power mode (LPM). If a parity error occurs on the clock cycle before the device enters the LPM and the QERR# output is driven low, it stays latches low for the LPM duration plus two clock cycles or until RST# is driven low.



General Description (Continued)

The **ICSSSTUB32S868D** includes a parity checking function. Parity, which arrives one cycle after the data input to which it applies, is checked on the PAR_IN input of the device. The corresponding QERR output signal for the data inputs is generated two clock cycles after the data, to which the QERR signal applies, is registered. The **ICSSSTUB32S868D** accepts a parity bit from the memory controller on the parity bit (PAR_IN) input, compares it with the data received on the DIMM-independent D-inputs (D1-D5, D7, D9-D12, D17-D28 when C = 0; or D1-D12, D17-D20, D22, D24-D28 when C = 1) and indicates whether a parity error has occurred on the open-drain QERR pin (active low). The convention is even parity, i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity, all DIMM-independent D-inputs must be tied to a known logic state. If an error occurs and the QERR output is driven low, it stays latched low for a minimum of two clock cycles or until RESET is driven low. If two or more consecutive parity errors occur, the QERR output is driven low and latched low for a clock duration equal to the parity error duration or until RESET is driven low. If a parity error occurs on the clock cycle before the device enters the low-power (LPM) and the QERR output is driven low, then it stays lateched low for the LPM duration plus two clock cycles or until RESET is driven low. The DIMM-dependent signals (DCKE0, DCKE1, DODT0, DODT1, DCS0 and DCS1) are not included in the parity check computation.

The C input controls the pinout configuration from register-A configuration (when low) to register-B configuration (when high). The C input should not be switched during normal operation. It should be hardwired to a valid low or high level to configure the register in the desired mode. The device also supports low-power active operation by monitoring both system chip select (DCS0 and DCS1) and CSGEN inputs and will gate the Qn outputs from changing states when CSGEN, DCS0, and DCS1 inputs are high. If CSGEN, DCS0 or DCS1 input is low, the Qn outputs will function normally. Also, if both DCS0 and DCS1 inputs are high, the device will gate the QERR output from changing states. If either DCS0 or DCS1 is low, the QERR output will function normally. The RESET input has priority over the DCS0 and DCS1 control and when driven low will force the Qn outputs low, and the QERR output high. If the chip-select control functionality is not desired, then the CSGEN input can be hard-wired to ground, in which case, the setup-time requirement for DCS0 and DCS1 only, then the CSGEN input should be pulled up to VDD through a pullup resistor. The two VREF pins (A1 and V1) are connected together internally by approximately 150 ... However, it is necessary to connect only one of the two VREF pins to the external VREF power supply. An unused VREF pin should be terminated with a VREF coupling capacitor.



Ball Assignment

Terminal name	Description	Electrical characteristics
GND	Ground	Grourd input
V _{DD}	Power supply voltage	1.8-V nominal
V _{REF}	Input reference voltage	0.9-V nominal
СК	Positive master clock input	Differential input
CK#	Negative master clock input	Differential input
С	Configuration control inputs - Register A or Register B	LVCMOS inputs
RST#	Asynchronous reset input – resets registers and disables VREF data and clock differential-input receivers	LVCMOS input
CSGEN	Chip select gate enable – When high, D1-D28† inputs will be latched only when at least one chip select input is low during the rising edge of the clock. When low, theD1-D28† inputs will be latched and redriven on every rising edge of the clock.	LVCMOS input
D1-D28†	Data input – clocked in on the crossing of the rising edge of CK and the falling edge of CK#.	SSTL_18 input
DCS0#, DCS1#	Chip select inputs – These pins initiate DRAM address/command decodes, and as such at least one will be low when a valid address/command is present. The Register can be programmed to redrive all D inputs (CSGEN high) only when atleast one chip select input is low. If CSGEN, DCS0#, and DCS1# inputs are high, D1–D28† inputs will be disabled.	SSTL_18 input
DODT0, DODT1	The outputs of this register bit will not be suspended by the DC0# and DCS1# control.	SSTL_18 input
DCKE0, DCKE1	The outputs of this register bit will not be suspended by the DC0# and DCS1# control.	SSTL_18 input
PAR_IN	Parity input - arrives one clock cycle after the corresponding data input.	SSTL_18 input
Q1-Q28‡	Data outputs that are suspended by the DC0# and DCS1# control.	1.8-V CMOS outputs
QCS0#, QCS1#	Data output that will not be suspended by the DC0# and DCS1# control.	1.8-V CMOS output
QODT0, QODT1	Data output that will not be suspended by the DC0# and DCS1# control.	1.8-V CMOS output
QCKE0, QCKE1	Data output that will not be suspended by the DC0# and DCS1# control.	1.8-V CMOS output
QERR#	Output error bit - generated one clock cycle after the corresponding data output	Open-drain output
NC	No internal connection	

 \dagger Data inputs = D1-D5, D7, D9-D12, D17-D28 when C=0


Data inputs = D1-D12, D17-D20, D22, D24-D28 when C=1

‡ Data outputs = Q1-Q5, Q7, Q9-Q12, Q17-Q28 when C=0

Data outputs = Q1-Q12, Q17-Q20, Q22, Q24-Q28 when C=1




Block Diagram








Parity Logic Diagram



Register A configuration with C= O; (positive logic)




Block Diagram



Register B configuration with C= 1; (positive logic)




Parity Logic Diagram



Register B configuration with C= 1; (positive logic)




Register Timing



- [†] After RESET# is switched from low to high, all data and PAR_IN input signals must be set and held low for a minimum time of tact max, to avoid false error.
- If the data is clocked in on the n clock pulse, the QERR# output sognal will be produced on the n+2 clock pulse and it will be valid on the n+3 clock pulse.





Register Timing



PAR_IN

QERR#

Unknown input event Output signal is dependent on the prior unknown input event

Data to QERR# Latency




 $t_{\text{PHL}} \text{ or } t_{\text{PLH}}$

CK to QERR#

† If the data is clocked in on the n clock pulse, the QERR# output signal will be generated on the n + 2 clock pulse and it will be valid on the n + 3 clock pulse. If an error occurs and the QERR# output is driven low, it stays low for a minimum of two clock cycles or until RST# is driven low.



Register Timing



† After RST# is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) for a minimum time of t_{inact} max.



Absolute Maximum Ratings

Storage Temperature	-65°C to +150°C
Supply Voltage	0.5 to 2.5V
Input Voltage ¹ (0.5 to VDD + 2.5V
Output Voltage ^{1,2} (0.5 to VDDQ + 0.5
Input Clamp Current ±	
Output Clamp Current ±	:50mA
Continuous Output Current	:50mA
VDDQ or GND Current/Pin	100mA
Package Thermal Impedance ³ 3	6°C

Notes:

- 1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
- 2. This current will flow only when the output is in the high state level $V_0 > V_{DDQ}$.
- The package thermal impedance is 3. calculated in accordance with JESD 51.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Recommended Operating Conditions

PARAMETER	DES	SCRIPTION	MIN	TYP	MAX	UNITS
V _{DD}	I/O Supply Voltage		1.7	1.8	1.9	
V _{REF}	Reference Voltage		0.49 x V _{DD}	$0.5 \times V_{DD}$	0.51 x V _{DD}	
ν _π	Termination Voltage		V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04	
VI	Input Voltage		0		V _{DD}	
V _{IH (DC)}	DC Input High Voltage		V _{REF} + 0.125			
V _{IH (AC)}	AC Input High Voltage	Data CSR#, and PAR_IN inputs	V _{REF} + 0.250			
VIL (DC)	DC Input Low Voltage	Data CSR#, and PAR_IN inputs	\diamond		V _{REF} - 0.125	V
V _{IL (DC)}	AC Input Low Voltage				V _{REF} - 0.250	
V _{IH}	Input High Voltage Level	RESET#, C0, C1	0.65 x V _{DDQ}			
V _{IL}	Input Low Voltage Level				$0.35 \times V_{DDQ}$	
V _{ICR}	Common mode Input Range	CLK, CLK#	0.675		1.125	
V _{ID}	Differential Input Voltage		0.600			
I _{OH}	High-Level Output Current				-16	mA
I _{OL}	Low-Level Output Current				16	mA
T _A	Operating Free-Air Temperat	ure	0		70	°C

¹Guaranteed by design, not 100% tested in production.

Note: Reset# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless Reset# is low.



Electrical Characteristics - DC

 $T_A = 0 - 70^{\circ}C$; $V_{DD} = 2.5 + -0.2V$, $V_{DDQ} = 2.5 + -0.2V$; (unless otherwise stated)

SYMBOL	PARAMETERS	CONDITIONS		V _{DDQ}	MIN	TYP	MAX	UNITS
V _{OH}	Output HIGH voltage	I _{OH} = -16mA		1.7V	1.2	\land		
V	Output LOW voltage					\langle / \rangle	0.2	V
V _{OL}		I _{OL} = 16mA		1.7V	\square	\sum	0.5	
l _l	All Inputs	$V_{I} = V_{DD}$ or GND		1.9V			±5	μA
	Standby (Static)	RESET# = GND		\sum		/	200	μA
I _{DD}	Operating (Static)	$V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)},$ RESET# = V_{DD}	l ₀ = 0	1.9V			80	mA
I _{DDD}	Dynamic operating (clock only)	$\begin{split} \text{RESET#} &= V_{\text{DD}}, \\ \text{V}_{\text{I}} &= V_{\text{IH}(\text{AC})} \text{ or } V_{\text{IL}(\text{AC})}, \\ \text{CLK and CLK# switching} \\ 50\% \text{ duty cycle.} \end{split}$	$I_0 = 0$	1.8V		175		µ/clock MHz
IDDD	Dynamic Operating (per each data input) 1:2 mode	RESET# = V_{DD} , $V_1 = V_{1H(AC)}$ or $V_{1L (AC)}$, CLK and CLK# switching 50% duty cycle. One data input switching at half clock frequency, 50% duty cycle		1.8V		200		µA/ clock MHz/data
	Input capacitance, D _n , CSGEN, PAR_IN inputs				2.5		4	pF
Ci	Input capacitance, DCS#n ²	$V_{\rm f} = V_{\rm REF} \pm 250 \ {\rm mV}$	Single-die	1.8V	2.5		4	pF
	Input capacitance, CK and CK# inputs ²	$V_{ICR} = 0.9V; V_{I(PP)} = 600$ mV	Single-die	¥	2		3	pF
	Input capacitance, RESET# input	$V_1 = V_{DD}$ or GND	C)		Note 3		Note 3	pF

Notes:

1 - Guaranteed by design, not 100% tested in production.

2 - The vendor must choose to comply with either single-die or dual-die specification in accordance to the device implementatic

3 - The vendor must supply this value for full device description.

Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range (See figure 7)

PARAMETER	V _{DD} = 1.8	3V ± 0.1V	UNIT
FANAIVIETEN	MIN	MAX	UNIT
dV/dt_r	1	4	V/ns
dV/dt_f	1	4	V/ns
dV/dt_{Δ}^{1}	-	1	V/ns

1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)



Timing Requirements

(over recommended operating free-air temperature range, unless otherwise noted)

Symbol		Parameter	Min	Max	Unit
f _{clock}	Clock freque	ency	-	410	MHz
t _W	Pulse duration	on, CK, CK# HIGH or LOW	1	-	ns
t _{ACT}	Differential	inputs active time (See Notes 1 and 2)	-	10	ns
t _{INACT}	Differential	inputs inactive time (See Notes 1 and 3)	-	15	ns
	Setup time	DCS before CK \uparrow , CK# \downarrow , CSR# high; CSR# before CK \uparrow , CK# \downarrow , DCS# high	0.7	-	ns
	Setup time	DCS# before CK↑, CK#↓, CSR# low	0.5	f C	ns
t _{SU}	Setup time	DODT, DCKE and data before CK [↑] , CK#↓	0.5	\mathcal{A}	ns
	Setup time	PAR_IN before CK↑, CK#↓	0.5		ns
tee	Hold time	DCS#, DODT, DCKE and data after CK1, CK#	0.6	$\langle \rangle$	ns
t _H	Hold time	PAR_IN after CK [↑] , CK#↓	0.5	-	ns

NOTE 1 This parameter is not necessarily production tested.

- NOTE 2 V_{REF} must be held at a valid input voltage level and data inputs must be held low for a minimum time of t_{ACT} (max) after RESET# is taken high.
- NOTE 3 V_{REF} Data and clock inputs must be held at valid voltage levels (not floating) a minimum time of t_{INACT} (max) after RESET# is taken low.


Switching Characteristics

(over recommended operating free-air temperature range, unless otherwise noted)

Symbol	Parameter	Measurement Conditions	MIN	МАХ	Units
fmax	Max input clock frequency		410		MHz
t _{PDM}	Propagation delay, single bit switching	CK↑ to CK#↓Qn	1.2	1.9	ns
t _{LH}	Low to High propagation delay	CK↑ to CK#↓ to QERR#	1.2	3	ns
t _{HL}	High to low propagation delay	CK↑ to CK#↓to QERR#	1	2.4	ns
t _{PDMSS}	Propagation delay simultaneous switching	CK↑ to CK#↓Qn		2	ns
t _{PHL}	High to low propagation delay	Reset#↓ to Qn↓		3	ns
t _{PLH}	Low to High propagation delay	Reset#↓ to QERR#↑		3	ns

1. Guaranteed by design, not 100% tested in production.






- Notes: 1. CL incluces probe and jig capacitance.
 - 2. I_{DD} tested with clock and data inputs held at V_{DD} or GND, and Io = 0mA.
 - 3. All input pulses are supplied by generators having the following chareacteristics: PRR ≤ 0 MHz, Zo=50 Ω , input slew rate = 1 V/ns ±20% (unless otherwise specified).
 - 4. The outputs are measured one at a time with one transition per measurement.
 - 5. $V_{REF} = V_{DD}/2$
 - 6. $V_{IH} = V_{REF} + 250 \text{ mV}$ (ac voltage levels) for differential inputs. $V_{IH} = V_{DD}$ for LVCMOS input.
 - 7. $V_{IL} = V_{REF}$ 250 mV (ac voltage levels) for differential inputs. $V_{IL} = GND$ for LVCMOS input.
 - 8. $V_{ID} = 600 \text{ mV}$
 - 9. t_{PLH} and t_{PHL} are the same as $t_{\text{PDM}}.$






Output slew rate measurement information (V_{DD} = 1.8 V \pm 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; $Z_0 = 50$; input slew rate = 1 V/ns ± 20%, unless otherwise specified.




```
(1) C_L includes probe and jig capacitance.
```











(1) C_L includes probe and jig capacitance.












Error output load circuit and voltage measurement information (V_{DD} = 1.8 V \pm 0.1 V)

All input pulses are supplied by generators having the following characteristics: PRR 10 MHz; $Z_0 = 50$; input slew rate = 1 V/ns ± 20%, unless otherwise specified.












Figure 17 — Voltage waveforms, open-drain output LOW-to-HIGH transition time with respect to RST# input









Figure 19 — Voltage waveforms, open-drain output LOW-to-HIGH transition time with respect to clock inputs





ALL DIMENSIONS IN MILLIMETERS

				BAL	BALL GRID						REF.	DIMS	
D	E	Т	е	HORIZ	VERT	TOTAL	d	h	D1	E1	b	с	
		Min/Max					Min/Max	Min/Max					
15.00 Bsc	6.00 Bsc	1.00/1.20	0.65 Bsc	8	22	176	0.35/0.45	0.25/0.35	13.65 Bsc	4.55 Bsc	0.675	0.725	***

Note: Ball grid total indicates maximum ball count for package. Lesser quantity may be used.

* Source Ref.: JEDEC Publication 95, MO-205*, MO-225**, MO-246***

10-0055

Ordering Information

ICSSSTUB32S868DH(LF)-

Example:

