## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## 25-Bit Configurable Registered Buffer for DDR2

## Recommended Application:

- DDR2 Memory Modules
- Provides complete DDR DIMM solution with ICS97ULP877
- Ideal for DDR2 400 and 533


## Product Features:

- 25 -bit 1:1 or 14-bit 1:2 configurable registered buffer with parity check functionality
- Supports SSTL_18 JEDEC specification on data inputs and outputs
- Supports LVCMOS switching levels on CSR\# and RESET\# inputs
- Low voltage operation
$\mathrm{V}_{\mathrm{DD}}=1.7 \mathrm{~V}$ to 1.9 V
- Available in 96 BGA package
- Drop-in replacement for ICSSSTUF32864
- Green packages available


## Functionality Truth Table

| Inputs |  |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RST\# | DCS\# | CSR\# | CK | CK\# | Dn, DODT, DCKE | Qn | QCS\# | $\begin{aligned} & \text { QODT, } \\ & \text { QCKE } \end{aligned}$ |
| H | L | L | 4 | $\dagger$ | L | L | L | L |
| H | L | L | 4 | $\dagger$ | H | H | L | H |
| H | L | L | L or H | L or H | X | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ |
| H | L | H | 4 | $\dagger$ | L | L | L | L |
| H | L | H | 4 | $\dagger$ | H | H | L | H |
| H | L | H | L or H | L or H | X | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ | $Q_{0}$ |
| H | H | L | 4 | $\downarrow$ | L | L | H | L |
| H | H | L | 4 | $\dagger$ | H | H | H | H |
| H | H | L | L or H | L or H | X | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{0}$ |
| H | H | H | 4 | $\downarrow$ | L | $\mathrm{Q}_{0}$ | H | L |
| H | H | H | 4 | $\dagger$ | H | $\mathrm{Q}_{0}$ | H | H |
| H | H | H | L or H | L or H | X | $\mathrm{Q}_{0}$ | $Q_{0}$ | $\mathrm{Q}_{0}$ |
| L | $\begin{gathered} \mathrm{X} \text { or } \\ \text { Floating } \end{gathered}$ | $\begin{gathered} \hline \mathrm{X} \text { or } \\ \text { Floating } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{X} \text { or } \\ \text { Floating } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \mathrm{X} \text { or } \\ \text { Floaing } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{X} \text { or } \\ \text { Floating } \end{gathered}$ | L | L | L |

## Pin Configuration



96 Ball BGA
(Top View)

ICSSSTUF32866E

## Ball Assignments

## 25 bit 1:1 Register

| A | DCKE | PPO | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\mathrm{DD}}$ | QCKE | NC |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | D2 | D15 | GND | GND | Q2 | Q15 |
| C | D3 | D16 | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q3 | Q16 |
| D | DODT | QERR\# | GND | GND | QODT | NC |
| E | D5 | D17 | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q5 | Q17 |
| F | D6 | D18 | GND | GND | Q6 | Q18 |
| G | PAR_IN | RST\# | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}$ | C1 | C0 |
| H | CK | DCS\# | GND | GND | QCS\# | NC |
| J | CK\# | CSR\# | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | ZOH | ZOL |
| K | D8 | D19 | GND | GND | Q8 | Q19 |
| L | D9 | D20 | $V_{D D}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q9 | Q20 |
| M | D10 | D21 | GND | GND | Q10 | Q21 |
| N | D11 | D22 | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q11 | Q22 |
| P | D12 | D23 | GND | GND | Q12 | Q23 |
| R | D13 | D24 | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q13 | Q24 |
| T | D14 | D25 | $V_{\text {REF }}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q14 | Q25 |
| $\begin{array}{lllllll}1 & 2 & 3 & 4 & 5 & 6\end{array}$ |  |  |  |  |  |  |

## 14 bit 1:2 Registers

| A | DCKE | PPO | $\mathrm{V}_{\text {REF }}$ | $V_{\text {DD }}$ | QCKEA | QCKEB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | D2 | NC | GND | GND | Q2A | Q2B |
| C | D3 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DD }}$ | Q3A | Q3B |
| D | DODT | QERR\# | GND | GND | QODTA | QODTB |
| E | D5 | NC | $V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q5A | Q5B |
| F | D6 | NC | GND | GND | Q6A | Q6B |
| G | PAR_IN | RST\# | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | C1 | C0 |
| H | CK | DCS\# | GND | GND | QCSA\# | QCSB\# |
| J | CK\# | CSR\# | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | ZOH | ZOL |
| K | D8 | NC | GND | GND | Q8A | Q8B |
| L | D9 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $V_{\text {DD }}$ | Q9A | Q9B |
| M | D10 | NC | GND | GND | Q10A | Q10B |
| N | D11 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q11A | Q11B |
| P | D12 | NC | GND | GND | Q12A | Q12B |
| R | D13 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $V_{D D}$ | Q13A | Q13B |
| T | D14 | NC | $\mathrm{V}_{\text {REF }}$ | $V_{\text {DD }}$ | Q14A | Q14B |
|  | 1 | 2 | 3 | 4 | 5 | 6 |

Register $\mathrm{A}(\mathrm{CO}=0, \mathrm{C} 1=1)$

| A | D1 | PPO | $\mathrm{V}_{\text {REF }}$ | $V_{\text {DD }}$ | Q1A | Q1B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | D2 | NC | GND | GND | Q2A | Q2B |
| C | D3 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q3A | Q3B |
| D | D4 | QERR\# | GND | GND | Q4A | Q4B |
| E | D5 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q5A | Q5B |
| F | D6 | NC | GND | GND | Q6A | Q6B |
| G | PAR_IN | RST\# | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | C1 | C0 |
| H | CK | DCS\# | GND | GND | QCSA\# | QCSB\# |
| J | CK\# | CSR\# | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | ZOH | ZOL |
| K | D8 | NC | GND | GND | Q8A | Q8B |
| L | D9 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q9A | Q9B |
| M | D10 | NC | GND | GND | Q10A | Q10B |
| N | DODT | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | QODTA | QODTB |
| P | D12 | NC | GND | GND | Q12A | Q12B |
| R | D13 | NC | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | Q13A | Q13B |
| T | DCKE | NC | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\mathrm{DD}}$ | QCKEA | QCKEB |
|  | 1 | 2 | 3 | 4 | 5 | 6 |

Register $\mathrm{B}(\mathrm{CO}=1, \mathrm{C} 1=1)$

## General Description

This 25 -bit $1: 1$ or 14 -bit $1: 2$ configurable registered buffer is designed for $1.7-\mathrm{V}$ to $1.9-\mathrm{V}$ VDD operation.
All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8-V CMOS drivers that have been optimized to drive the DDR-II DIMM load. ICSSSTUF32866E operates from a differential clock (CK and CK\#). Data are registered at the crossing of CK going high, and CK\# going low.

The C0 input controls the pinout configuration of the 1:2 pinout from A configuration (when low) to B configuration (when high). The C1 input controls the pinout configuration from 25-bit 1:1 (when low) to 14-bit 1:2 (when high).

## A - Pair Configuration $\left(\mathrm{CO}_{1}=0, \mathrm{Cl}_{1}=1\right.$ and $\mathrm{CO}_{2}=0, \mathrm{Cl}_{2}=1$ )

Parity that arrives one cycle after the data input to which it applies is checked on the PAR_IN of the first register. The second register produces to PPO and QERR\# signals. The QERR\# of the first register is left floating. The valid error information is latched on the QERR\# output of the second register. If an error occurs QERR\# is latched low for two cycles or until Reset\# is low.

## $B$ - Single Configuration (CO = $\mathbf{0}, \mathbf{C 1}=0$ )

The device supports low-power standby operation. When the reset input (RST\#) is low, the differential input receivers are disabled, and undriven (floating) data, clock and reference voltage (VREF) inputs are allowed. In addition, when RST\# is low all registers are reset, and all outputs are forced low. The LVCMOS RST\# and Cn inputs must always be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied, RST\# must be held in the low state during power up.

In the DDR-II RDIMM application, RST\# is specified to be completely asynchronous with respect to CK and CK\#. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of RST\# until the input receivers are fully enabled, the design of the ICSSSTUF32866E must ensure that the outputs will remain low, thus ensuring no glitches on the output.

The device monitors both DCS\# and CSR\# inputs and will gate the Qn outputs from changing states when both DCS\# and CSR\# inputs are high. If either DCS\# or CSR\# input is low, the Qn outputs will function normally. The RST input has priority over the DCS\# and CSR\# control and will force the outputs low. If the DCS\#-control functionality is not desired, then the CSR\# input can be hardwired to ground, in which case, the setup-time requirement for DCS\# would be the same as for the other D data inputs. Package options include 96-ball LFBGA (MO-205CC).

## Parity and Standby Functionality Truth Table

| Inputs |  |  |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rst\# | DCS\# | CSR\# | CK | CK\# | $\begin{gathered} \hline \text { Sum of Inputs }=\mathrm{H} \\ \text { (D1-D25) } \end{gathered}$ | PAR_IN | PPO | QERR\# |
| H | L | X | $\uparrow$ | $\downarrow$ | Even | L | L | H |
| H | L | X | $\uparrow$ | $\downarrow$ | Odd | L | H | L |
| H | L | X | $\uparrow$ | $\downarrow$ | Even | H | H | L |
| H | L | X | $\uparrow$ | $\downarrow$ | Odd | H | L | H |
| H | H | L | $\uparrow$ | $\downarrow$ | Even | L | L | H |
| H | H | L | $\uparrow$ | $\downarrow$ | Odd | H | H | L |
| H | H | H | $\uparrow$ | $\downarrow$ | X | X | $\mathrm{PPO}_{0}$ | QERR ${ }_{0}{ }^{\text {\# }}$ |
| H | X | X | L or H | L or H | X | X | $\mathrm{PPO}_{0}$ | QERR ${ }_{0}{ }^{\text {\# }}$ |
| L | X or Floating | X or Floating | X or Floating | X or Floating | X or Floating | X or Floating | L | H |

1. $\mathrm{CO}=0$ and $\mathrm{Cl}=0$, Data inputs are D2, D3, D5, D6, D8 - D25.
$\mathrm{CO}=0$ and $\mathrm{Cl}=1$, Data inputs are D2, D3, D5, D6, D8 - D14
$\mathrm{CO}=1$ and $\mathrm{Cl}=\mathrm{I}$, Data inputs are D1-D6, D8-D10, D12, D13
2. PAR_IN arrives one clock cycle after the data to which it applies when $\mathrm{CO}=0$.
3. PAR_IN arrives two clock cycles after the data to which it applies when $\mathrm{CO}=1$.
4. Assume QERR\# is high at the CK $\uparrow$ and $C K \# \downarrow$ crossing. If QERR\# is low it stays latched low for two clock cycles on until Rst\# is low.
[^0]ICSSSTUF32866E

## Ball Assignment

| Terminal Name | Description | Electrical Characteristics |
| :---: | :---: | :---: |
| GND | Ground | Ground input |
| $V_{\text {DD }}$ | Power supply voltage | 1.8 V nominal |
| $\mathrm{V}_{\text {REF }}$ | Input reference voltage | 0.9 V nominal |
| $\mathrm{Z}_{\mathrm{OH}}$ | Reserved for future use | Input |
| $\mathrm{Z}_{\mathrm{ol}}$ | Reserved for future use | Input |
| CK | Positive master clock input | Differential input |
| CK | Negative master clock input | Differential input |
| C0, C1 | Configuration control inputs | LVCMOS inputs |
| RST\# | Asynchronous reset input - resets registers and disables $\mathrm{V}_{\text {REF }}$ data and clock differential-input receivers | LVCMOS input |
| CSR\#, DCS\# | Chip select inputs - disables D1 - D24 outputs switching when both inputs are high | SSTL_18 input |
| D1- D25 | Data input - clock in on the crossing of the rising edge of CK and the falling edge of CK\# | SSTL_18 input |
| DODT | The outputs of this register bit will not be suspended by the DCS\# and CSR\# control | SSTL_18 input |
| DCKE | The outputs of this register bit will now be suspended by the DCS\# and CSR\# control | SSTL_18 input |
| Q1- Q25 | Data ouputs that are suspended by the DCS\# and CSR\# control | 1.8 V CMOS |
| QCS\# | Data output that will not be suspended by the DCS\# and CSR\# control | 1.8 V CMOS |
| QODT | Data output that will not be suspended by the DCS\# and CSR\# control | 1.8 V CMOS |
| QCKE | Data output that will not be suspended by the DCS\# and CSR\# control | 1.8 V CMOS |
| PPO | Partial parity out indicates off parity of inputs D1- D25. | 1.8 V CMOS |
| PAR_IN | Parity input arrives one clock cycle after the corresponding data input | SSTL_18 input |
| QERR\# | Output error bit-generated one clock cycle after the corresponding data output | Open drain output |

## Block Diagram for 1:1 mode (positive logic)


*Note: Disabled in 1:1 configuration

## Block Diagram for 1:2 mode (positive logic)


*Note: Disabled in 1:1 configuration

ICSSSTUF32866E

## 2. Device standard (cont'd)

2.6 Logic diagram (cont'd)


Figure 6 - Parity logic diagram for 1:1 register configuration (positive logic); C0=0, C1=0

ICSSSTUF32866E

## 2. Device standard (cont'd) <br> 2.6 Logic diagram (cont'd)



Figure 7 - Parity logic diagram for 1:2 register-A configuration (positive logic); C0=0, C1=1

ICSSSTUF32866E

## 2. Device standard (cont'd)

2.6 Logic diagram (cont'd)


Figure 8 - Parity logic diagram for $1: 2$ register-B configuration (positive logic); $\mathbf{C} 0=1, \mathrm{C} 1=1$

## 2. Device standard (cont'd)

2.7 Register timing


Figure 9 - Timing diagram for SSTU32866 used as a single device; $\mathbf{C 0}=\mathbf{0}, \mathbf{C 1}=\mathbf{0}$; RST\# Switches from L to H

[^1]ICSSSTUF32866E


Figure 10 - Timing diagram for SSTU32866 used as a single device; C0=0, C1=0; RST\# being held high
$\dagger$ If the data is clocked in on the n clock pulse, the QERR\# output signal will be generated on the $\mathrm{n}+2$ clock pulse, and it will be valid on the $\mathrm{n}+3$ clock pulse. If an error occurs and the QERR\# output is driven low, it stays latched low for a minimum of two clock cycles or until RST\# is driven low.

ICSSSTUF32866E

## 2. Device standard (cont'd)

2.7 Register timing (cont'd)


Figure 11 - Timing diagram for SSTU32866 used as a single divice; $\mathbf{C 0}=\mathbf{0}, \mathbf{C 1}=\mathbf{0}$; RST\# switches from H to L

[^2]
## 2. Device standard (cont'd)

### 2.7 Register timing (cont'd)



Figure 12 - Timing diagram for the first SSTU32866 (1:2 register-A configuration) device used in pair; $\mathbf{C} 0=0, \mathrm{C} 1=1$; RST\# switches from $L$ to H
$\dagger \quad$ After RST\# is switched from low to high, all data and PAR_IN inputs signals must de set and held low for a minimum time of $t_{\text {ACT }}$ max, to avoid false error.
$\ddagger \quad$ If the data is clocked in on the $n$ clock pulse, the QERR\# output signal will be generated on the $n+1$ clock pulse, and it will be valid on the $\mathrm{n}+2$ clock pulse.

ICSSSTUF32866E

## 2. Device standard (cont'd)

2.7 Register timing (cont'd)


Figure 13 - Timing diagram for the first SSTU32866 (1:2 register-A configuration) dedvice used in pair; $\mathbf{C 0}=\mathbf{0}, \mathbf{C 1}=1 ;$ RST\# being held high
$\dagger \quad$ If the data is clocked in on the n clock pulse, the QERR\# output signal will be generated on the $\mathrm{n}+1$ clock pulse, and it will be valid on the $\mathrm{n}+2$ clock pulse. If an error occurs and the QERR\# output is driven low, it stays latched low for a minimum of two clock cycles or until RST\# is driven low.

ICSSSTUF32866E

## 2. Device standard (cont'd)

2.7 Register timing (cont'd)


Figure 14 - Timing diagram for the first SSTU32866 (1:2 register-A configuration) device used in pair; $\mathrm{C} 0=0, \mathrm{C} 1=1$; RST\# switches from $H$ to $L$
$\dagger \quad$ After RST\# is switched from high to low, all data and clock inputs signals must be held at valid logic levels (not floating) for a minimum time of $\mathrm{t}_{\text {INACT }} \max$

## 2. Device standard (cont'd)

2.7 Register timing (cont'd)


Figure 15 - Timing diagram for the second SSTU32866 (1:2 register-B configuration) device used in pair; $\mathbf{C 0}=1, \mathrm{C} 1=1$; RST\# switches from $L$ to $H$

[^3]ICSSSTUF32866E

## 2. Device standard (cont'd)

### 2.7 Reaister timina (cont'd)



Figure 16 - Timing diagram for the second SSTU32866 (1:2 register-B configuration) device used in pair; $\mathbf{C 0}=1, \mathrm{C} 1=1 ;$ RST\# being held high
$\dagger \quad$ PAR_IN is driven from PPO of the first SSTU32866 device
$\ddagger \quad$ If the data is clocked in on the $n$ clock pulse, the QERR\# output signal will be generated on the $\mathrm{n}+2$ clock pulse, and it will be valid on the $\mathrm{n}+3$ clock pulse. If an error occurs and the QERR\# output is driven low, it stays latched low for a minimum of two clock cycles or until RST\# is driven low.

ICSSSTUF32866E

## 2. Device standard (cont'd)

2.7 Register timing (cont'd)


Figure 17 - Timing diagram for the second SSTU32866 (1:2 register-B configuration) device used in pair; $\mathbf{C 0}=1, \mathrm{C} 1=1 ; R S T \#$ switches from $H$ to $L$
$\dagger \quad$ After RST\# is switched from high to low, all data and clock input signals must be held at valid logic levels (not floating) fo a minimum time of $\mathrm{t}_{\mathrm{INACT}} \max$

* Register Configurations

| DATA INPUT: | DATA OUTPUT: | CO | $\mathbf{C l}$ |
| :---: | :---: | :---: | :---: |
| D2, D3, D5, D6, <br> D8 - D25 | D2, D3, D5, D6, <br> D8- D25 | 0 | 0 |
| D2, D3, D5, D6, <br> D8 - D14 | D2, D3, D5, D6, <br> D8-D14 | 0 | 1 |
| D1- D6, D8 - <br> D10, D12, D13 | D1 - D6, D8 - <br> D10, D12, D13 | 1 | 1 |

ICSSSTUF32866E

## Absolute Maximum Ratings

| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage. | -0.5 V to 2.5 V |
| Input Voltage ${ }^{1,2}$ | -0.5V to +2.5V |
| Output Voltage ${ }^{1,2}$ | -0.5 V to VDD +0.5 V |
| Input Clamp Current | $\pm 50 \mathrm{~mA}$ |
| Output Clamp Current | $\pm 50 \mathrm{~mA}$ |
| Continuous Output Current. | $\pm 50 \mathrm{~mA}$ |
| VDD or GND Current/Pin | $\pm 100 \mathrm{~mA}$ |
| Package Thermal Impedance ${ }^{3}$ | $36^{\circ} \mathrm{C}$ |

## Notes:

1. The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
2. This value is limited to 2.5 V maximum
3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Recommended Operating Conditions

| PARAMETER | DESCRIPTION |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDQ }}$ | I/O Supply Voltage |  | 1.7 | 1.8 | 1.9 | - |
| $\mathrm{V}_{\text {REF }}$ | Reference Voltage |  | $0.49 \times \mathrm{V}_{\mathrm{DD}}$ | $0.5 \times \mathrm{V}_{\mathrm{DD}}$ | $0.51 \times \mathrm{V}_{\mathrm{DD}}$ |  |
| $\mathrm{V}_{\text {T }}$ | Termination Voltage |  | $\mathrm{V}_{\text {REF }}-0.04$ | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\text {REF }}+0.04$ |  |
| $\mathrm{V}_{1}$ | Input Voltage |  | 0 |  | $\mathrm{V}_{\text {DDQ }}$ |  |
| $\mathrm{V}_{1 \mathrm{H}(\mathrm{DC})}$ | DC Input High Voltage | Data Inputs | $\mathrm{V}_{\text {REF }}+0.125$ |  |  |  |
| $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ | AC Input High Voltage |  | $\mathrm{V}_{\text {REF }}+0.250$ |  |  |  |
| $\left.\mathrm{V}_{\text {IL ( }} \mathrm{DC}\right)$ | DC Input Low Voltage |  |  |  | $\mathrm{V}_{\text {REF }}-0.125$ |  |
| $\mathrm{V}_{\text {IL (AC) }}$ | AC Input Low Voltage |  |  |  | $\mathrm{V}_{\text {REF }}-0.250$ |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage Level | RST\# | $0.65 \times \mathrm{V}_{\text {DDQ }}$ |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Input Low Voltage Level |  |  |  | $0.35 \times \mathrm{V}_{\mathrm{DDQ}}$ |  |
| $\mathrm{V}_{1 \mathrm{CR}}$ | Common mode Input Range | CK, CK\# | 0.675 |  | 1.125 |  |
| $\mathrm{V}_{\text {ID }}$ | Differential Input Voltage |  | 0.600 |  |  |  |
| $\mathrm{I}_{\mathrm{OH}}$ | High-Level Output Current |  |  |  | -8 | mA |
| l L | Low-Level Output Current |  |  |  | 8 |  |
| $\mathrm{T}_{\text {A }}$ | Operating Free-Air Temperature |  | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.
Note: Rst\# and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless Rst\# is low.

ICSSSTUF32866E

## Electrical Characteristics - DC

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=1.8+/-0.1 \mathrm{~V}$ (unless otherwise stated)

| SYMBOL | PARAMETERS | CONDITIONS |  | $V_{D D}$ | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ |  | $\mathrm{I}_{1}=-18 \mathrm{~mA}$ |  |  |  |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ |  | $\mathrm{I}_{\mathrm{OH}}=-6 \mathrm{~mA}$ |  | 1.7 V | 1.2 |  |  |  |
| $\mathrm{V}_{\text {OL }}$ |  | $\mathrm{I}_{\mathrm{OL}}=6 \mathrm{~mA}$ |  | 1.7 V |  |  | 0.5 |  |
| $I_{1}$ | All Inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or GND |  | 1.9 V | -5 |  | 5 | $\mu \mathrm{A}$ |
| IDD | Standby (Static) | RESET\# = GND | $\mathrm{I}_{0}=0$ | 1.9 V |  |  | 100 | $\mu \mathrm{A}$ |
|  | Operating (Static) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})} \text { or } \mathrm{V}_{\mathrm{IL}(\mathrm{AC})}, \\ & \text { RESET\# }=\mathrm{V}_{\mathrm{DD}} \\ & \hline \end{aligned}$ |  |  |  | 40 |  | mA |
| $I_{\text {DDD }}$ | Dynamic operating (clock only) | $\begin{aligned} & \hline \text { RESET\# }=V_{D D}, \\ & V_{1}=V_{I H(A C)} \text { or } V_{I L(A C)}, \\ & \text { CLK and CLK\# switching } \\ & 50 \% \text { duty cycle. } \\ & \hline \end{aligned}$ |  | 1.8 V |  | 39 |  | $\mu /$ clock <br> MHz |
|  | Dynamic Operating (per each data input) 1:1 mode | $\text { RESET\# = } \mathrm{V}_{\mathrm{DD}},$ <br> $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}$ or $\mathrm{V}_{\mathrm{IL}}(\mathrm{AC})$, CLK and CLK\# switching |  |  |  | 19 |  | $\mu \mathrm{A} /$ clock MHz/data |
|  | Dynamic Operating (per each data input) 1:2 mode | input switching at half clock frequency, $50 \%$ duty cycle |  |  |  | 35 |  |  |
| $\mathrm{C}_{i}$ | Data Inputs | $\mathrm{V}_{1}=\mathrm{V}_{\text {REF }} \pm 350 \mathrm{mV}$ |  |  | 2.5 |  | 3.5 | pF |
|  | CLK and CLK\# | $\mathrm{V}_{1 C R}=1.25 \mathrm{~V}, \mathrm{~V}_{\text {I(PP) }}=360 \mathrm{mV}$ |  |  | 2 |  | 3 |  |
|  | RESET\# | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or GND |  |  |  | 2.5 |  |  |

Notes:
1-Guaranteed by design, not $100 \%$ tested in production.

## Output Buffer Characteristics

Output edge rates over recommended operating free-air temperature range (See figure 7)

| PARAMETER | $\mathrm{V}_{\mathrm{DD}}=\mathbf{1 . 8 V} \pm \mathbf{0 . 1 V}$ |  | UNIT |
| :---: | :---: | :---: | :---: |
|  | MIN | 4 |  |
| $\mathrm{dV} / \mathrm{dt} \_\mathrm{r}$ | 1 | 4 | $\mathrm{~V} / \mathrm{ns}$ |
| $\mathrm{dV} / \mathrm{dt}^{\mathrm{f}} \mathrm{f}$ | 1 | 1 | $\mathrm{~V} / \mathrm{ns}$ |
| $\mathrm{dV} / \mathrm{dt}^{1}{ }^{1}$ |  |  |  |

1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)

ICSSSTUF32866E

## Timing Requirements

(over recommended operating free-air temperature range, unless otherwise noted)

| SYMBOL | PARAMETERS |  | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 0.1 \mathrm{~V}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | - | 270 | MHz |
| tw | Pulse duration, CK, CK HIGH or LOW |  | 1 | - | ns |
| $\mathrm{t}_{\text {ACT }}$ | Differential inputs active time (See Notes 1 and 2) |  | - | 10 | ns |
| $\mathrm{t}_{\text {InACT }}$ | Differential inputs inactive time (See Notes 1 and 3) |  | - | 15 | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | DSR\# before CK $\uparrow$, CK\# $\downarrow$, CSR\# high | 0.7 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | CSR\# before CK $\uparrow$, CK\# $\downarrow$, DCS\# high | 0.7 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | DCS\# before CK $\uparrow$, CK\# $\downarrow$, CSR\# low | 0.5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | DODT, DCKE and data before CK $\uparrow$, CK\# $\downarrow$ | 0.5 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time | PAR_IN before CK^, CK\# $\downarrow$ | 0.5 |  | ns |
| $t_{H}$ | Hold time | DCS\#, DODT, DCKE and Q after CK $\uparrow$, CK\# $\downarrow$ | 0.50 |  | ns |
|  | Hold time | PAR_IN after CK^, CK\# $\downarrow$ | 0.50 |  | ns |

Notes: 1 - Guaranteed by design, not $100 \%$ tested in production.
2 - For data signal input slew rate of $1 \mathrm{~V} / \mathrm{ns}$.
3 - For data signal input slew rate of $0.5 \mathrm{~V} / \mathrm{ns}$ and $<1 \mathrm{~V} / \mathrm{ns}$.
4 - CLK/CLK\# signal input slew rate of $1 \mathrm{~V} / \mathrm{ns}$.

## Switching Characteristics

(over recommended operating free-air temperature range, unless otherwise noted)

| Symbol | Parameter | Measurement <br> Conditions | MIN | MAX | Units |
| :---: | :--- | :--- | :---: | :---: | :---: |
| fmax | Max input clock frequency |  | 270 |  | MHz |
| $\mathrm{t}_{\text {PDM }}$ | Propagation delay, single <br> bit switching | CK $\uparrow$ to CK\# $\downarrow$ QN | 1.41 | 2.15 | ns |
| $\mathrm{t}_{\text {PD }}$ | Propagation delay | CK $\uparrow$ to CK\# $\downarrow$ to PPO | 0.5 | 1.8 | ns |
| $\mathrm{t}_{\text {LH }}$ | Low to High propagation <br> delay | CK $\uparrow$ to CK\# $\downarrow$ to QERR\# | 1.2 | 3 | ns |
| $\mathrm{t}_{\text {HL }}$ | High to low propagation <br> delay | $\mathrm{CK} \uparrow$ to CK\# $\downarrow$ to QERR\# | 1 | 2.4 | ns |
| $\mathrm{t}_{\text {PDMSs }}$ | Propagation delay <br> simultaneous switching | CK $\uparrow$ to CK\# $\downarrow$ QN | - | 2.35 | ns |
| $\mathrm{t}_{\text {PHL }}$ | High to low propagation <br> delay | Rst\# $\downarrow$ to QN $\downarrow$ | 3 | ns |  |
| $\mathrm{t}_{\text {PHL }}$ | High to low propagation <br> delay | Rst\# $\downarrow$ to PPO $\downarrow$ | ns |  |  |
| $\mathrm{t}_{\text {PLH }}$ | Low to High propagation <br> delay | Rst\# $\downarrow$ to QERR\# $\uparrow$ |  | 3 | ns |

2. Guaranteed by design, not $100 \%$ tested in production.

ICSSSTUF32866E
 INPUTS ACTIVE AND INACTIVE TIMES

voltage waveforms - PULSE DURATION


VOLTAGE WAVEFORMS - SETUP AND HOLD TIMES
Figure 6 - Parameter Measurement Information ( $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 0.1 \mathrm{~V}$ )

Notes: 1. $C_{L}$ incluces probe and jig capacitance.
2. I ID tested with clock and data inputs held at $\mathrm{V}_{\mathrm{DD}}$ or GND , and $\mathrm{Io}=0 \mathrm{~mA}$.
3. All input pulses are supplied by generators having the following chareacteristics: PRR $\leq 10 \mathrm{MHz}$, $\mathrm{Zo}=50 \Omega$, input slew rate $=1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$ (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5. $\mathrm{V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{DD}} / 2$
6. $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{REF}}+250 \mathrm{mV}$ (ac voltage levels) for differential inputs. $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}$ for LVCMOS input.
7. $\mathrm{V}_{\mathrm{IL}}=\mathrm{V}_{\text {REF }}-250 \mathrm{mV}$ (ac voltage levels) for differential inputs. $\mathrm{V}_{\mathrm{IL}}=$ GND for LVCMOS input.
8. $\mathrm{V}_{\mathrm{ID}}=600 \mathrm{mV}$
9. tpLH and tPhL are the same as tpdm.


LOAD CIRCUIT - HIGH-TO-LOW SLEW-RATE MEASUREMENT
Output


VOLTAGE WAVEFORMS - HIGH-TO-LOW SLEW-RATE MEASUREMENT


VOLTAGE WAVEFORMS - LOW-TO-HIGH SLEW-RATE MEASUREMENT
Figure 7 - Output Slew - Rate Measurement Information ( $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 0.1 \mathrm{~V}$ )

Notes: 1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=$ $50 \Omega$, input slew rate $=1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$ (unless otherwise specified).

ICSSSTUF32866E

## 3 Test circuits and switching waveforms (cont'd)

3.3 Error output load circuit and voltage measurement information ( $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \pm 0.1 \mathrm{~V}$ )

All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}$; $Z_{\mathrm{o}}=50 \Omega$; input slew rate $=1 \mathrm{~V} / \mathrm{ns} \pm 20 \%$, unless otherwise specified.

(1) $C_{L}$ includes probe and jig capacitance.

Figure 28 - Load circuit, error output measurements


Figure 29 - Voltage waveforms, open-drain output low-to-high transition time with respect to reset input


Figure 30 - Voltage waveforms, open-drain output high-to-low transition time with respect to clock inputs


Figure 31 - Voltage waveforms, open-drain output low-to-high transition time with respect to clock inputs


[^0]:    1038B-05/03/05

[^1]:    $\dagger \quad$ After RST\# is switched from low to high, all data and PAR_IN inputs signals must be set and held low for a minimum time of $\mathrm{t}_{\mathrm{ACT}}$ max, to avoid false error.
    $\ddagger \quad$ If the data is clocked in on the $n$ clock pulse, the QERR\# output signal will be generated on the $n+2$ clock pulse, and it will be valid on the $\mathrm{n}+3$ clock pulse.

[^2]:    After RST\# is switched from high to low, all data and clock inputs signals must be set and held at valid logic levels (not floating) for a minimum time of $\mathrm{t}_{\text {INACT }} \max$

[^3]:    $\dagger \quad$ After RST\# switched from low to high, all data and PAR_IN inputs signal must be set and held low for a minimum time of $\mathrm{t}_{\mathrm{ACT}}$ max, to avoid false error.
    $\ddagger \quad$ PAR_IN is driven from PPO of the first SSTU32866 device.
    $\S \quad$ If the data is clocked in on the $n$ clock pulse, the QERR\# output signal will be generated on the $n+2$ clock pulse, and it will be valid on the $\mathrm{n}+3$ clock pulse.

