



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## 16-bit MCU with 512 Kbyte Flash memory and 36 Kbyte RAM

Datasheet – production data

## Features

- High performance 16-bit CPU with DSP functions
  - 50ns instruction cycle time at 40 MHz max CPU clock
  - Multiply/accumulate unit (MAC) 16 x 16-bit multiplication, 40-bit accumulator
  - Enhanced boolean bit manipulations
  - Single-cycle context switching support
- Memory organization
  - 512 Kbyte on-chip Flash memory single voltage with erase/program controller (full performance, 32-bit fetch)
  - 100 K erasing/programming cycles
  - Up to 16 Mbyte linear address space for code and data (5 Mbytes with CAN or I<sup>2</sup>C)
  - 2 Kbyte on-chip internal RAM (IRAM)
  - 34 Kbyte on-chip extension RAM (XRAM)
  - Programmable external bus configuration and characteristics for different address ranges
  - 5 programmable chip-select signals
  - Hold-acknowledge bus arbitration support
- Interrupt
  - 8-channel peripheral event controller for single cycle interrupt driven data transfer
  - 16-priority-level interrupt system with 56 sources, sampling rate down to 25ns
- Timers
  - 2 multifunctional general purpose timer units with 5 timers
- Two 16-channel capture / compare units
- 4-channel PWM unit + 4-channel XPWM



- 24-channel A/D converter
  - 16-channel 10-bit, accuracy +/- 2 LSB
  - 8-channel 10-bit, accuracy +/- 5 LSB
  - 4.85µs Minimum conversion time
- Serial channels
  - 2 synch. / asynch. serial channels
  - 2 high-speed synchronous channels
  - I<sup>2</sup>C standard interface
- 2 CAN 2.0B interfaces operating on 1 or 2 CAN buses (64 or 2x32 messages, C-CAN version)
- Fail-safe protection
  - Programmable watchdog timer
  - Oscillator watchdog
- On-chip bootstrap loader
- Clock generation
  - On-chip PLL and 4 to 12 MHz oscillator
  - Direct or prescaled clock input
- Real time clock and 32 kHz on-chip oscillator
- Up to 111 general purpose I/O lines
  - Individually programmable as input, output or special function
  - Programmable threshold (hysteresis)
- Idle, power down and standby modes
- Single voltage supply: 5 V ±10% (embedded regulator for 1.8 V core supply)
- Temperature range: -40°C to 125°C

## Contents

<b>1</b>	<b>Introduction</b>	<b>11</b>
1.1	Description	11
1.2	Special characteristics	11
1.2.1	X-Peripheral clock gating	11
1.2.2	Improved supply ring	11
<b>2</b>	<b>Pin data</b>	<b>13</b>
<b>3</b>	<b>Functional description</b>	<b>20</b>
<b>4</b>	<b>Memory organization</b>	<b>21</b>
<b>5</b>	<b>Internal Flash memory</b>	<b>27</b>
5.1	Overview	27
5.2	Functional description	27
5.2.1	Structure	27
5.2.2	Module structure	27
5.2.3	Low power mode	30
5.3	Write operation	30
5.4	Flash control registers description	31
5.4.1	Flash control register 0 low (FCR0L)	31
5.4.2	Flash control register 0 high (FCR0H)	33
5.4.3	Flash control register 1 low (FCR1L)	35
5.4.4	Flash control register 1 high (FCR1H)	36
5.4.5	Flash data register 0 low (FDR0L)	37
5.4.6	Flash data register 0 high (FDR0H)	37
5.4.7	Flash data register 1 low (FDR1L)	38
5.4.8	Flash data register 1 high (FDR1H)	38
5.4.9	Flash address register low (FARL)	38
5.4.10	Flash address register high (FARH)	39
5.4.11	Flash error register (FER)	39
5.4.12	XFlash interface control dummy register (XFICR)	40
5.5	Protection strategy	40
5.5.1	Protection registers	41

5.5.2	Flash non-volatile write protection I register low (FNVWPIRL) . . . . .	41
5.5.3	Flash non-volatile write protection I register high (FNVWPIRH) . . . . .	42
5.5.4	Flash non-volatile write protection I register low Mirror (FNVWPIRL-m)	42
5.5.5	Flash non-volatile write protection I register high Mirror (FNVWPIRH-m)	42
5.5.6	Flash non-volatile access protection register 0 (FNVAPR0) . . . . .	43
5.5.7	Flash non-volatile access protection register 1 low (FNVAPR1L) . . . . .	43
5.5.8	Flash non-volatile access protection register 1 high (FNVAPR1H) . . . . .	44
5.5.9	Access protection . . . . .	44
5.5.10	Write protection . . . . .	45
5.5.11	Temporary unprotection . . . . .	45
5.6	Write operation examples . . . . .	45
5.7	Write operation summary . . . . .	48
<b>6</b>	<b>Bootstrap loader</b> . . . . .	<b>49</b>
6.1	Selection among user-code, standard or selective bootstrap . . . . .	49
6.2	Standard bootstrap loader . . . . .	49
6.3	Alternate and selective boot mode (ABM and SBM) . . . . .	50
6.3.1	Activation of the ABM and SBM . . . . .	50
6.3.2	User mode signature integrity check . . . . .	50
6.3.3	Selective boot mode . . . . .	50
<b>7</b>	<b>Central processing unit (CPU)</b> . . . . .	<b>51</b>
7.1	Multiplier-accumulator unit (MAC) . . . . .	52
7.2	Instruction set summary . . . . .	53
7.3	MAC co-processor specific instructions . . . . .	55
<b>8</b>	<b>External bus controller</b> . . . . .	<b>56</b>
<b>9</b>	<b>Interrupt system</b> . . . . .	<b>57</b>
9.1	X-Peripheral interrupt . . . . .	59
9.2	Exception and error traps list . . . . .	61
<b>10</b>	<b>Capture / compare (CAPCOM) units</b> . . . . .	<b>62</b>
<b>11</b>	<b>General purpose timer unit</b> . . . . .	<b>64</b>
11.1	GPT1 . . . . .	64

11.2	GPT2 .....	66
<b>12</b>	<b>PWM modules .....</b>	<b>68</b>
<b>13</b>	<b>Parallel ports .....</b>	<b>69</b>
13.1	Introduction .....	69
13.2	I/O's special features .....	69
13.2.1	Open drain mode .....	69
13.2.2	Input threshold control .....	70
13.3	Alternate port functions .....	70
<b>14</b>	<b>A/D converter .....</b>	<b>72</b>
<b>15</b>	<b>Serial channels .....</b>	<b>74</b>
15.1	Asynchronous / synchronous serial interfaces .....	74
15.2	ASCx in asynchronous mode .....	74
15.3	ASCx in synchronous mode .....	75
15.4	High speed synchronous serial interfaces .....	75
<b>16</b>	<b>I2C interface .....</b>	<b>77</b>
<b>17</b>	<b>CAN modules .....</b>	<b>78</b>
17.1	Configuration support .....	78
17.2	CAN bus configurations .....	78
17.2.1	Single CAN bus .....	79
17.2.2	Multiple CAN bus .....	80
17.2.3	Parallel mode .....	80
<b>18</b>	<b>Real time clock .....</b>	<b>81</b>
<b>19</b>	<b>Watchdog timer .....</b>	<b>82</b>
<b>20</b>	<b>System reset .....</b>	<b>83</b>
20.1	Input filter .....	83
20.2	Asynchronous reset .....	84
20.3	Synchronous reset (warm reset) .....	89

20.4	Software reset . . . . .	95
20.5	Watchdog timer reset . . . . .	96
20.6	Bidirectional reset . . . . .	97
20.7	Reset circuitry . . . . .	101
20.8	Reset application examples . . . . .	104
20.9	Reset summary . . . . .	106
<b>21</b>	<b>Power reduction modes . . . . .</b>	<b>109</b>
21.1	Idle mode . . . . .	109
21.2	Power-down mode . . . . .	109
21.2.1	Protected power-down mode . . . . .	110
21.2.2	Interruptible power-down mode . . . . .	110
21.3	Standby mode . . . . .	110
21.3.1	Entering standby mode . . . . .	111
21.3.2	Exiting standby mode . . . . .	112
21.3.3	Real time clock and standby mode . . . . .	112
21.3.4	Power reduction modes summary . . . . .	112
<b>22</b>	<b>Programmable output clock divider . . . . .</b>	<b>114</b>
<b>23</b>	<b>Register set . . . . .</b>	<b>115</b>
23.1	Special function registers . . . . .	115
23.2	X-registers . . . . .	123
23.3	Flash registers ordered by name . . . . .	128
23.4	Identification registers . . . . .	128
<b>24</b>	<b>Electrical characteristics . . . . .</b>	<b>131</b>
24.1	Absolute maximum ratings . . . . .	131
24.2	Recommended operating conditions . . . . .	132
24.3	Power considerations . . . . .	132
24.4	Parameter interpretation . . . . .	133
24.5	DC characteristics . . . . .	134
24.6	Flash characteristics . . . . .	138
24.7	A/D converter characteristics . . . . .	139
24.7.1	Conversion timing control . . . . .	140

24.7.2	A/D conversion accuracy . . . . .	141
24.7.3	Total unadjusted error . . . . .	142
24.7.4	Analog reference pins . . . . .	143
24.8	AC characteristics . . . . .	149
24.8.1	Test waveforms . . . . .	149
24.8.2	Definition of internal timing . . . . .	150
24.8.3	Clock generation modes . . . . .	151
24.8.4	Prescaler operation . . . . .	151
24.8.5	Direct drive . . . . .	151
24.8.6	Oscillator watchdog (OWD) . . . . .	152
24.8.7	Phase locked loop (PLL) . . . . .	152
24.8.8	Voltage controlled oscillator . . . . .	153
24.8.9	PLL jitter . . . . .	154
24.8.10	PLL lock / unlock . . . . .	156
24.8.11	Main oscillator specifications . . . . .	157
24.8.12	32 kHz oscillator specifications . . . . .	158
24.8.13	External clock drive XTAL1 . . . . .	159
24.8.14	Memory cycle variables . . . . .	160
24.8.15	External memory bus timing . . . . .	160
24.8.16	Multiplexed bus . . . . .	160
24.8.17	Demultiplexed bus . . . . .	167
24.8.18	CLKOUT and READY . . . . .	173
24.8.19	External bus arbitration . . . . .	174
24.8.20	High-speed synchronous serial interface (SSC) timing . . . . .	177
25	<b>Package information . . . . .</b>	<b>180</b>
25.1	ECOPACK® . . . . .	180
25.2	PQFP144 mechanical data . . . . .	180
25.3	LQFP144 mechanical data . . . . .	182
26	<b>Ordering information . . . . .</b>	<b>184</b>
27	<b>Revision history . . . . .</b>	<b>185</b>

## List of tables

Table 1.	Pin description . . . . .	14
Table 2.	Summary of IFlash address range . . . . .	21
Table 3.	Flash module address space . . . . .	27
Table 4.	Flash module sectorization (read operations) . . . . .	28
Table 5.	Flash module sectorization (write operations, or ROMS1 = '1') . . . . .	29
Table 6.	Flash control registers summary . . . . .	30
Table 7.	FCR0L register description . . . . .	31
Table 8.	FCR0H register description . . . . .	33
Table 9.	FCR1L register description . . . . .	35
Table 10.	FCR1H register description . . . . .	36
Table 11.	Bank (BxS) and sectors (BxFy) status bits meaning . . . . .	36
Table 12.	FDR0L register description . . . . .	37
Table 13.	FDR0H register description . . . . .	37
Table 14.	FDR1L register description . . . . .	38
Table 15.	FDR1H register description . . . . .	38
Table 16.	FARL register description . . . . .	38
Table 17.	FARH register description . . . . .	39
Table 18.	FER register bits . . . . .	39
Table 19.	XFlash interface control register . . . . .	40
Table 20.	FNVWPIRL register bits . . . . .	41
Table 21.	FNVWPRIH register bits . . . . .	42
Table 22.	FNVAPR0 register bits . . . . .	43
Table 23.	FNVAPR1L register bits . . . . .	43
Table 24.	FNVAPR1H register bits . . . . .	44
Table 25.	Summary of access protection level . . . . .	44
Table 26.	Flash write operations . . . . .	48
Table 27.	ST10F273M boot mode selection . . . . .	49
Table 28.	Standard instruction set summary . . . . .	53
Table 29.	MAC instruction set summary . . . . .	55
Table 30.	Interrupt sources . . . . .	57
Table 31.	X-Interrupt detailed mapping . . . . .	60
Table 32.	Trap priorities . . . . .	61
Table 33.	Compare modes . . . . .	62
Table 34.	CAPCOM timer input frequencies, resolutions and periods at 40 MHz . . . . .	63
Table 35.	GPT1 timer input frequencies, resolutions and periods at 40 MHz . . . . .	64
Table 36.	GPT2 timer input frequencies, resolutions and periods at 40 MHz . . . . .	66
Table 37.	PWM unit frequencies and resolutions at 40 MHz CPU clock . . . . .	68
Table 38.	ASC asynchronous baudrates by reload value and deviation errors . . . . .	74
Table 39.	ASC synchronous baudrates by reload value and deviation errors . . . . .	75
Table 40.	SSC synchronous baudrate and reload values . . . . .	76
Table 41.	WDTREL reload value . . . . .	82
Table 42.	Reset event definition . . . . .	83
Table 43.	Reset event . . . . .	106
Table 44.	PORT0 latched configuration for the different reset events . . . . .	107
Table 45.	Power reduction modes summary . . . . .	113
Table 46.	List of special function registers . . . . .	115
Table 47.	List of XBus registers . . . . .	123
Table 48.	List of Flash control registers . . . . .	128

Table 49.	IDMANUF register description . . . . .	129
Table 50.	IDCHIP register description . . . . .	129
Table 51.	IDMEM register description . . . . .	129
Table 52.	IDPROG register description . . . . .	130
Table 53.	Absolute maximum ratings . . . . .	131
Table 54.	Recommended operating conditions . . . . .	132
Table 55.	Thermal characteristics . . . . .	133
Table 56.	Package characteristics . . . . .	133
Table 57.	DC characteristics . . . . .	134
Table 58.	Flash characteristics . . . . .	138
Table 59.	Flash data retention characteristics . . . . .	139
Table 60.	A/D converter characteristics . . . . .	139
Table 61.	A/D converter programming . . . . .	141
Table 62.	On-chip clock generator selections . . . . .	151
Table 63.	Internal PLL divider mechanism . . . . .	153
Table 64.	PLL characteristics ( $V_{DD} = 5V \pm 10\%$ , $V_{SS} = 0V$ , $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ ) . . . . .	157
Table 65.	Main oscillator characteristics . . . . .	157
Table 66.	Main oscillator negative resistance (module) . . . . .	158
Table 67.	32 kHz oscillator characteristics . . . . .	158
Table 68.	Minimum values of negative resistance (module) for 32 kHz oscillator . . . . .	159
Table 69.	External clock drive XTAL1 timing . . . . .	159
Table 70.	Memory cycle variables . . . . .	160
Table 71.	Multiplexed bus timings . . . . .	160
Table 72.	Demultiplexed bus timings . . . . .	167
Table 73.	CLKOUT and READY timings . . . . .	173
Table 74.	External bus arbitration timings . . . . .	174
Table 75.	SSC master mode timings . . . . .	177
Table 76.	SSC slave mode timings . . . . .	178
Table 77.	PQFP144 mechanical data . . . . .	180
Table 78.	LQFP144 mechanical data . . . . .	182
Table 79.	Order codes . . . . .	184
Table 80.	Document revision history . . . . .	185

## List of figures

Figure 1.	ST10F273M logic symbol . . . . .	12
Figure 2.	Pin configuration (top view) . . . . .	13
Figure 3.	Block diagram . . . . .	20
Figure 4.	ST10F273M memory mapping (XADRS3 = 800Bh - reset value) . . . . .	25
Figure 5.	ST10F273M memory mapping (XADRS3 = E009h - user programmed value) . . . . .	26
Figure 6.	Flash structure . . . . .	27
Figure 7.	Write operation control flow . . . . .	48
Figure 8.	CPU block diagram (MAC unit not included) . . . . .	51
Figure 9.	MAC unit architecture . . . . .	52
Figure 10.	X-Interrupt basic structure . . . . .	60
Figure 11.	Block diagram of GPT1 . . . . .	65
Figure 12.	Block diagram of GPT2 . . . . .	67
Figure 13.	Block diagram of PWM module . . . . .	68
Figure 14.	Connection to single CAN bus via separate CAN transceivers . . . . .	79
Figure 15.	Connection to single CAN bus via common CAN transceivers . . . . .	79
Figure 16.	Connection to two different CAN buses (for example for gateway application) . . . . .	80
Figure 17.	Connection to one CAN bus with internal parallel mode enabled . . . . .	80
Figure 18.	Asynchronous power-on RESET (EA = 1) . . . . .	86
Figure 19.	Asynchronous power-on RESET (EA = 0) . . . . .	87
Figure 20.	Asynchronous hardware RESET (EA = 1) . . . . .	88
Figure 21.	Asynchronous hardware RESET (EA = 0) . . . . .	89
Figure 22.	Synchronous short / long hardware RESET (EA = 1) . . . . .	92
Figure 23.	Synchronous short / long hardware RESET (EA = 0) . . . . .	93
Figure 24.	Synchronous long hardware RESET (EA = 1) . . . . .	94
Figure 25.	Synchronous long hardware RESET (EA = 0) . . . . .	95
Figure 26.	SW / WDT unidirectional RESET (EA = 1) . . . . .	96
Figure 27.	SW / WDT unidirectional RESET (EA = 0) . . . . .	97
Figure 28.	SW / WDT bidirectional RESET (EA = 1) . . . . .	99
Figure 29.	SW / WDT bidirectional RESET (EA = 0) . . . . .	100
Figure 30.	SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET . . . . .	101
Figure 31.	Minimum external reset circuitry . . . . .	102
Figure 32.	System reset circuit . . . . .	103
Figure 33.	Internal (simplified) reset circuitry . . . . .	103
Figure 34.	Example of software or watchdog bidirectional reset (EA = 1) . . . . .	104
Figure 35.	Example of software or watchdog bidirectional reset (EA = 0) . . . . .	105
Figure 36.	PORT0 bits latched into the different registers after reset . . . . .	108
Figure 37.	External RC circuitry on RPD pin . . . . .	110
Figure 38.	Port2 test mode structure . . . . .	137
Figure 39.	Supply current versus the operating frequency (RUN and IDLE modes) . . . . .	137
Figure 40.	A/D conversion characteristics . . . . .	143
Figure 41.	A/D converter input pins scheme . . . . .	144
Figure 42.	Charge-sharing timing diagram during sampling phase . . . . .	145
Figure 43.	Anti-aliasing filter and conversion rate . . . . .	147
Figure 44.	Input/output waveforms . . . . .	149
Figure 45.	Float waveform . . . . .	150
Figure 46.	Generation mechanisms for the CPU clock . . . . .	150
Figure 47.	ST10F273M PLL jitter . . . . .	156
Figure 48.	Crystal oscillator and resonator connection diagram . . . . .	157

Figure 49.	32 kHz crystal oscillator connection diagram . . . . .	158
Figure 50.	External clock drive XTAL1. . . . .	160
Figure 51.	External memory cycle: multiplexed bus, with/ without read/ write delay, normal ALE. . . . .	163
Figure 52.	External memory cycle: multiplexed bus, with/ without read/ write delay, extended ALE. . . . .	164
Figure 53.	External memory cycle: multiplexed bus, with/ without read/ write delay, normal ALE, read/ write chip select . . . . .	165
Figure 54.	External memory cycle: multiplexed bus, with/ without read/ write delay, extended ALE, read/ write chip select . . . . .	166
Figure 55.	External memory cycle: demultiplexed bus, with/ without read/ write delay, normal ALE. . . . .	169
Figure 56.	External memory cycle: demultiplexed bus, with/ without read/ write delay, extended ALE . . . . .	170
Figure 57.	External memory cycle: demultiplexed bus, with/ without read/ write delay, normal ALE, read/ write chip select . . . . .	171
Figure 58.	External memory cycle: demultiplexed bus, without read/ write delay, extended ALE, read/ write chip select . . . . .	172
Figure 59.	CLKOUT and READY. . . . .	174
Figure 60.	External bus arbitration (releasing the bus) . . . . .	175
Figure 61.	External bus arbitration (regaining the bus) . . . . .	176
Figure 62.	SSC master timing . . . . .	178
Figure 63.	SSC slave timing . . . . .	179
Figure 64.	PQFP144 package dimensions . . . . .	181
Figure 65.	LQFP144 package dimensions. . . . .	183

# 1 Introduction

## 1.1 Description

The ST10F273M device is a new derivative of the STMicroelectronics® ST10 family of 16-bit single-chip CMOS microcontrollers.

The ST10F273M combines high CPU performance (up to 20 million instructions per second) with high peripheral functionality and enhanced I/O capabilities. It also provides on-chip high-speed single voltage Flash memory, on-chip high-speed RAM, and clock generation via PLL.

The ST10F273M is processed in 0.18mm CMOS technology. The MCU core and the logic is supplied with a 5V to 1.8V on-chip voltage regulator. The part is supplied with a single 5V supply and I/Os work at 5V.

The ST10F273M is an optimized version of the ST10F273E, upward compatible with the following set of differences:

- Maximum CPU frequency is 40 MHz
- A single bank of IFlash has been implemented but the programming interface has been kept compatible with the ST10F273E
- Identification registers: the IDMEM register reflects the Flash type difference and allows to differentiate the two devices by software
- Improved EMC behavior thanks to the introduction of an internal RC filter on the 5V for the ballast transistors
- The clock to the X-Peripherals is gated: X-Peripheral not used will not get the clock in order to reduce the power consumption.

## 1.2 Special characteristics

### 1.2.1 X-Peripheral clock gating


This new feature have been implemented on the ST10F273M: once the EINIT instruction has been executed, only the X-Peripherals enabled in the XPERCON register will be clocked.

The new feature allows to reduce the power consumption and also should improve the emissions as it avoids to propagate useless clock signals across the device.

### 1.2.2 Improved supply ring


An RC filter has been introduced in the 5V power supply ring of the ballast transistor. In addition, the supply rings for the internal voltage regulators and the IOs have been split.

These two modifications should improve the behavior of the device regarding conducted emissions.

**Figure 1.** ST10F273M logic symbol

## 2 Pin data

**Figure 2. Pin configuration (top view)**



**Table 1. Pin description**

Symbol	Pin	Type	Function		
P6.0 - P6.7	1 - 8	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 6 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 6 is selectable (TTL or CMOS). The following Port 6 pins have alternate functions:		
	1	O	P6.0	$\overline{CS0}$	Chip select 0 output
	...	...	...	...	...
	5	O	P6.4	$\overline{CS4}$	Chip select 4 output
	6	I	P6.5	$\overline{HOLD}$	External master hold request input
		I/O		SCLK1	SSC1: master clock output / slave clock input
	7	O	P6.6	$\overline{HLDA}$	Hold acknowledge output
		I/O		MTSR1	SSC1: master-transmitter / slave-receiver O/I
	8	O	P6.7	$\overline{BREQ}$	Bus request output
		I/O		MRST1	SSC1: master-receiver / slave-transmitter I/O
P8.0 - P8.7	9-16	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 8 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or CMOS). The following Port 8 pins have alternate functions:		
	9	I/O	P8.0	CC16IO	CAPCOM2: CC16 capture input / compare output
		O		XPWM0	PWM1: channel 0 output
	...	...	...	...	...
	12	I/O	P8.3	CC19IO	CAPCOM2: CC19 capture input / compare output
		O		XPWM0	PWM1: channel 3 output
	13	I/O	P8.4	CC20IO	CAPCOM2: CC20 capture input / compare output
	14	I/O	P8.5	CC21IO	CAPCOM2: CC21 capture input / compare output
	15	I/O	P8.6	CC22IO	CAPCOM2: CC22 capture input / compare output
		I/O		RxD1	ASC1: Data input (Asynchronous) or I/O (Synchronous)
	16	I/O	P8.7	CC23IO	CAPCOM2: CC23 capture input / compare output
		O		TxD1	ASC1: Clock / Data output (Asynchronous/Synchronous)

**Table 1.** Pin description (continued)

Symbol	Pin	Type	Function		
P7.0 - P7.7	19-26	I/O	8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 7 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or CMOS). The following Port 7 pins have alternate functions:		
	19	O	P7.0	POUT0	PWM0: channel 0 output
	...	...	...	...	...
	22	O	P7.3	POUT3	PWM0: channel 3 output
	23	I/O	P7.4	CC28IO	CAPCOM2: CC28 capture input / compare output
	...	...	...	...	...
	26	I/O	P7.7	CC31IO	CAPCOM2: CC31 capture input / compare output
P5.0 - P5.9 P5.10 - P5.15	27-36 39-44	I	16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 can be the analog input channels (up to 16) for the A/D converter, where P5.x equals ANx (Analog input channel x), or they are timer inputs. The input threshold of Port 5 is selectable (TTL or CMOS). The following Port 5 pins have alternate functions:		
	39	I	P5.10	T6EUD	GPT2: timer T6 external up/down control input
	40	I	P5.11	T5EUD	GPT2: timer T5 external up/down control input
	41	I	P5.12	T6IN	GPT2: timer T6 count input
	42	I	P5.13	T5IN	GPT2: timer T5 count input
	43	I	P5.14	T4EUD	GPT1: timer T4 external up/down control input
	44	I	P5.15	T2EUD	GPT1: timer T2 external up/down control input
P2.0 - P2.7 P2.8 - P2.15	47-54 57-64	I/O	16-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 2 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or CMOS). The following Port 2 pins have alternate functions:		
	47	I/O	P2.0	CC0IO	CAPCOM: CC0 capture input/compare output
	...	...	...	...	...
	54	I/O	P2.7	CC7IO	CAPCOM: CC7 capture input/compare output
	57	I/O	P2.8	CC8IO	CAPCOM: CC8 capture input/compare output
		I		EX0IN	Fast external interrupt 0 input
	...	...	...	...	...
	64	I/O	P2.15	CC15IO	CAPCOM: CC15 capture input/compare output
		I		EX7IN	Fast external interrupt 7 input
		I		T7IN	CAPCOM2: timer T7 count input

**Table 1.** Pin description (continued)

Symbol	Pin	Type	Function		
P3.0 - P3.5 P3.6 - P3.13, P3.15	65-70, 73-80, 81	I/O I/O I/O	15-bit (P3.14 is missing) bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 3 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or CMOS). The following Port 3 pins have alternate functions:		
	65	I	P3.0	T0IN	CAPCOM1: timer T0 count input
	66	O	P3.1	T6OUT	GPT2: timer T6 toggle latch output
	67	I	P3.2	CAPIN	GPT2: register CAPREL capture input
	68	O	P3.3	T3OUT	GPT1: timer T3 toggle latch output
	69	I	P3.4	T3EUD	GPT1: timer T3 external up/down control input
	70	I	P3.5	T4IN	GPT1; timer T4 input for count/gate/reload/capture
	73	I	P3.6	T3IN	GPT1: timer T3 count/gate input
	74	I	P3.7	T2IN	GPT1: timer T2 input for count/gate/reload / capture
	75	I/O	P3.8	MRST0	SSC0: master-receiver/slave-transmitter I/O
	76	I/O	P3.9	MTSR0	SSC0: master-transmitter/slave-receiver O/I
	77	O	P3.10	TxD0	ASC0: clock / data output (asynchronous/synchronous)
	78	I/O	P3.11	RxD0	ASC0: data input (asynchronous) or I/O (synchronous)
	79	O	P3.12	BHE	External memory high byte enable signal
				WRH	External memory high byte write strobe
	80	I/O	P3.13	SCLK0	SSC0: master clock output / slave clock input
	81	O	P3.15	CLKOUT	System clock output (programmable divider on CPU clock)

**Table 1.** Pin description (continued)

Symbol	Pin	Type	Function		
P4.0 – P4.7	85-92	I/O	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold is selectable (TTL or CMOS). Port 4.4, 4.5, 4.6 and 4.7 outputs can be configured as push-pull or open drain drivers. In case of an external bus configuration, Port 4 can be used to output the segment address lines:		
	85	O	P4.0	A16	Segment address line
	86	O	P4.1	A17	Segment address line
	87	O	P4.2	A18	Segment address line
	88	O	P4.3	A19	Segment address line
	89	O	P4.4	A20	Segment address line
		I		CAN2_RxD	CAN2: receive data input
		I/O		SCL	I <sup>2</sup> C Interface: serial clock
	90	O	P4.5	A21	Segment address line
		I		CAN1_RxD	CAN1: receive data input
		I		CAN2_RxD	CAN2: receive data input
	91	O	P4.6	A22	Segment address line
		O		CAN1_TxD	CAN1: transmit data output
		O		CAN2_TxD	CAN2: transmit data output
	92	O	P4.7	A23	Most significant segment address line
		O		CAN2_TxD	CAN2: transmit data output
		I/O		SDA	I <sup>2</sup> C Interface: serial data
$\overline{RD}$	95	O	External memory read strobe. $\overline{RD}$ is activated for every external instruction or data read access.		
$\overline{WR/WRL}$	96	O	External memory write strobe. In $\overline{WR}$ -mode this pin is activated for every external data write access. In $\overline{WRL}$ mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in the SYSCON register for mode selection.		
READY/ $\overline{READY}$	97	I	Ready input. The active level is programmable. When the ready function is enabled, the selected inactive level at this pin, during an external memory access, will force the insertion of waitstate cycles until the pin returns to the selected active level.		
ALE	98	O	Address latch enable output. In case of use of external addressing or of multiplexed mode, this signal is the latch command of the address lines.		

**Table 1.** Pin description (continued)

Symbol	Pin	Type	Function																						
$\overline{EA} / V_{STBY}$	99	I	<p>External access enable pin. A low level applied to this pin during and after Reset forces the ST10F273M to start the program from the external memory space. A high level forces ST10F273M to start in the internal memory space. This pin is also used (when Standby mode is entered, that is ST10F273M under reset and main <math>V_{DD}</math> turned off) to bias the 32 kHz oscillator amplifier circuit and to provide a reference voltage for the low-power embedded voltage regulator which generates the internal 1.8V supply for the RTC module (when not disabled) and to retain data inside the Standby portion of the XRAM (16 Kbyte).</p> <p>It can range from 4.5 to 5.5V (6V for a reduced amount of time during the device life, 4.0V when RTC and 32 kHz on-chip oscillator amplifier are turned off). In running mode, this pin can be tied low during reset without affecting 32 kHz oscillator, RTC and XRAM activities, since the presence of a stable <math>V_{DD}</math> guarantees the proper biasing of all those modules.</p>																						
POL.0 -POL.7, P0H.0 P0H.1 - P0H.7	100-107, 108, 111-117	I/O	<p>Two 8-bit bidirectional I/O ports P0L and P0H, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold of Port 0 is selectable (TTL or CMOS).</p> <p>In case of an external bus configuration, PORT0 serves as the address (A) and as the address / data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.</p> <p>Demultiplexed bus modes</p> <table> <tr> <td>Data path width</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L.0 – P0L.7:</td> <td>D0 – D7</td> <td>D0 - D7</td> </tr> <tr> <td>P0H.0 – P0H.7:</td> <td>I/O</td> <td>D8 - D15</td> </tr> </table> <p>Multiplexed bus modes</p> <table> <tr> <td>Data path width</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L.0 – P0L.7:</td> <td>AD0 – AD7</td> <td>AD0 - AD7</td> </tr> <tr> <td>P0H.0 – P0H.7:</td> <td>A8 – A15</td> <td>AD8 - AD15</td> </tr> </table>			Data path width	8-bit	16-bit	P0L.0 – P0L.7:	D0 – D7	D0 - D7	P0H.0 – P0H.7:	I/O	D8 - D15	Data path width	8-bit	16-bit	P0L.0 – P0L.7:	AD0 – AD7	AD0 - AD7	P0H.0 – P0H.7:	A8 – A15	AD8 - AD15		
Data path width	8-bit	16-bit																							
P0L.0 – P0L.7:	D0 – D7	D0 - D7																							
P0H.0 – P0H.7:	I/O	D8 - D15																							
Data path width	8-bit	16-bit																							
P0L.0 – P0L.7:	AD0 – AD7	AD0 - AD7																							
P0H.0 – P0H.7:	A8 – A15	AD8 - AD15																							
P1L.0 - P1L.7 P1H.0 - P1H.7	118-125 128-135	I/O	<p>Two 8-bit bidirectional I/O ports P1L and P1H, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes: if at least BUSCONx is configured such the demultiplexed mode is selected, the pins of PORT1 are not available for general purpose I/O function. The input threshold of Port 1 is selectable (TTL or CMOS).</p> <p>The pins of P1L also serve as the additional (up to 8) analog input channels for the A/D converter, where P1L.x equals ANy (Analog input channel y, where y = x + 16). This additional function have higher priority on demultiplexed bus function. The following PORT1 pins have alternate functions:</p> <table> <tr> <td>132</td> <td>I</td> <td>P1H.4</td> <td>CC24IO</td> <td>CAPCOM2: CC24 capture input</td> </tr> <tr> <td>133</td> <td>I</td> <td>P1H.5</td> <td>CC25IO</td> <td>CAPCOM2: CC25 capture input</td> </tr> <tr> <td>134</td> <td>I</td> <td>P1H.6</td> <td>CC26IO</td> <td>CAPCOM2: CC26 capture input</td> </tr> <tr> <td>135</td> <td>I</td> <td>P1H.7</td> <td>CC27IO</td> <td>CAPCOM2: CC27 capture input</td> </tr> </table>			132	I	P1H.4	CC24IO	CAPCOM2: CC24 capture input	133	I	P1H.5	CC25IO	CAPCOM2: CC25 capture input	134	I	P1H.6	CC26IO	CAPCOM2: CC26 capture input	135	I	P1H.7	CC27IO	CAPCOM2: CC27 capture input
132	I	P1H.4	CC24IO	CAPCOM2: CC24 capture input																					
133	I	P1H.5	CC25IO	CAPCOM2: CC25 capture input																					
134	I	P1H.6	CC26IO	CAPCOM2: CC26 capture input																					
135	I	P1H.7	CC27IO	CAPCOM2: CC27 capture input																					


**Table 1.** Pin description (continued)

Symbol	Pin	Type	Function	
XTAL1	138	I	XTAL1	Main oscillator amplifier circuit and/or external clock input.
XTAL2	137	O	XTAL2	Main oscillator amplifier circuit output.
				To clock the device from an external source, drive XTAL1 while leaving XTAL2 unconnected. Minimum and maximum high / low and rise / fall times specified in the AC Characteristics must be observed.
XTAL3	143	I	XTAL3	32 kHz oscillator amplifier circuit input
XTAL4	144	O	XTAL4	32 kHz oscillator amplifier circuit output
				When 32 kHz oscillator amplifier is not used, to avoid spurious consumption, XTAL3 shall be tied to ground while XTAL4 shall be left open. Besides, bit OFF32 in RTCCON register shall be set. 32 kHz oscillator can only be driven by an external crystal, and not by a different clock source.
<u>RSTIN</u>	140	I		Reset Input with CMOS Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F273M. An internal pull-up resistor permits power-on reset using only a capacitor connected to V <sub>SS</sub> . In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the <u>RSTIN</u> line is pulled low for the duration of the internal reset sequence.
<u>RSTOUT</u>	141	O		Internal Reset Indication Output. This pin is driven to a low level during hardware, software or watchdog timer reset. <u>RSTOUT</u> remains low until the EINIT (end of initialization) instruction is executed.
<u>NMI</u>	142	I		Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = '0' in SYSCON register, when the PWRDN (power down) instruction is executed, the <u>NMI</u> pin must be low in order to force the ST10F273M to go into power down mode. If <u>NMI</u> is high and PWDCFG = '0', when PWRDN is executed, the part will continue to run in normal mode. If not used, pin <u>NMI</u> should be pulled high externally.
V <sub>AREF</sub>	37	-		A/D converter reference voltage and analog supply
V <sub>AGND</sub>	38	-		A/D converter reference and analog ground
RPD	84	-		Timing pin for the return from interruptible power down mode and synchronous / asynchronous reset selection.
V <sub>DD</sub>	17, 46, 72, 82, 93, 109, 126, 136	-		Digital supply voltage = + 5V during normal operation, idle and power down modes. It can be turned off when Standby RAM mode is selected.
V <sub>SS</sub>	18, 45, 55, 71, 83, 94, 110, 127, 139	-		Digital ground
V <sub>18</sub>	56	-		1.8V decoupling pin: a decoupling capacitor (typical value of 10nF, max 100nF) must be connected between this pin and nearest V <sub>SS</sub> pin.

### 3 Functional description

The architecture of the ST10F273M combines advantages of both RISC and CISC processors and an advanced peripheral subsystem. The block diagram gives an overview of the different on-chip components and the high bandwidth internal bus structure of the ST10F273M.

**Figure 3. Block diagram**



## 4 Memory organization

The memory space of the ST10F273M is configured in a unified memory architecture. Code memory, data memory, registers and I/O ports are organized within the same linear address space of 16 Mbytes. The entire memory space can be accessed Bytewise or Wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

**IFlash:** 512 Kbytes of on-chip Flash memory implemented as a unique Bank (Bank0). Bank0 is divided in 12 blocks (B0F0...B0F11).

*Note:* *Read-while-write operations are not allowed: Write commands must be executed from a non IFlash memory area (on-chip RAM or external memory).*

When Bootstrap mode is selected, the Test-Flash Block B0TF (4 Kbytes) appears at address 00'0000h: Refer to the device User Manual for more details on the memory mapping in Bootstrap mode. The summary of address range for IFlash is the following:

**Table 2. Summary of IFlash address range**

Blocks	User mode	Size (bytes)
B0TF	Not visible	4 K
B0F0	00'0000h - 00'1FFFh	8 K
B0F1	00'2000h - 00'3FFFh	8 K
B0F2	00'4000h - 00'5FFFh	8 K
B0F3	00'6000h - 00'7FFFh	8 K
B0F4	01'8000h - 01'FFFFh	32 K
B0F5	02'0000h - 02'FFFFh	64 K
B0F6	03'0000h - 03'FFFFh	64 K
B0F7	04'0000h - 04'FFFFh	64 K
B0F8	05'0000h - 05'FFFFh	64 K
B0F9	06'0000h - 06'FFFFh	64 K
B1F0 / B0F10 <sup>(1)</sup>	07'0000h - 07'FFFFh	64 K
B1F1 / B0F11 <sup>(1)</sup>	08'0000h - 08'FFFFh	64 K

*Note:* *A single Flash bank is implemented on the ST10F273M compared to the ST10F273E. The last two sectors (B0F10 and B0F11) can be seen as the Bank1 of the ST10F273E in order to maintain the compatibility with the existing Flash programming drivers. For this, the control and status bit of the blocks B0F10 and B0F11 have been duplicated to be usable as blocks B1F0 and B1F1 of the ST10F273E.*

**XFLASH / Flash Control Registers:** Address range 0E'0000h-0E'FFFFh is reserved for the Flash Control Register and other internal service memory space used by the Flash Program/Erase Controller. XFLASHEN bit in XPERCON register must be set to access the Flash Control Register. Note that when Flash Control Registers are not accessible, no program/erase operations are possible. The Flash Control Registers are accessed in 16-bit demultiplexed bus-mode without read/write delay. Byte and word accesses are allowed.

**IRAM:** 2 Kbytes of on-chip internal RAM (dual-port) is provided as a storage for data, system stack, general purpose register banks and code. A register bank is 16 Wordwide (R0 to R15) and / or Bytewide (RL0, RH0, ..., RL7, RH7) general purpose registers group.

**XRAM:** 34 Kbytes of on-chip extension RAM (single port XRAM) is provided as a storage for data, user stack and code.

The XRAM is divided into two areas, the first 2 Kbytes named XRAM1 and the second 32 Kbytes named XRAM2, connected to the internal XBUS and are accessed like an external memory in 16-bit demultiplexed bus-mode without wait state or read/write delay (50ns access at 40 MHz CPU clock). Byte and Word accesses are allowed.

The XRAM1 address range is 00'E000h - 00'E7FFh if XPEN (bit 2 of SYSCON register), and XRAM1EN (bit 2 of XPERCON register) are set.

If XRAM1EN or XPEN is cleared, then any access in the address range 00'E000h - 00'E7FFh will be directed to external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register.

The XRAM2 address range is F'0000h - F'7FFFFh if XPEN (bit 2 of SYSCON register), and XRAM2EN (bit 3 of XPERCON register) are set.

If bit XPEN is cleared, then any access in the address range programmed for XRAM2 will be directed to external memory interface, using the BUSCONx register corresponding to address matching ADDRSELx register.

The 16 kbytes lower portion of the XRAM2 (address range F'0000h - F'3FFFFh) represents also the Standby RAM, which can be maintained biased through  $\overline{EA}$  /  $V_{STBY}$  pin when the main supply  $V_{DD}$  is turned off.

As the XRAM appears like external memory, it cannot be used as system stack or as register banks. The XRAM is not provided for single bit storage and therefore is not bit addressable.

**SFR/ESFR:** 1024 bytes (2 x 512 bytes) of address space is reserved for the special function register (SFR) areas. SFRs are Wordwide registers which are used to control and to monitor the function of the different on-chip units.

**CAN1:** Address range 00'EF00h - 00'EFFFh is reserved for the CAN1 Module access. The CAN1 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN1EN bit 0 of the XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 100ns at 40 MHz CPU clock. No tri-state wait states are used.

**CAN2:** Address range 00'EE00h - 00'EEFFh is reserved for the CAN2 Module access. The CAN2 is enabled by setting XPEN bit 2 of the SYSCON register and by setting CAN2EN bit 1 of the new XPERCON register. Accesses to the CAN Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two wait states give an access time of 100ns at 40 MHz CPU clock. No tri-state wait states are used.

**Note:** *If one or the two CAN modules are used, Port 4 cannot be programmed to output all eight segment address lines. Thus, only four segment address lines can be used, reducing the external memory space to 5 Mbytes (1 Mbyte per CS line).*

**RTC:** Address range 00'ED00h - 00'EDFFh is reserved for the RTC Module access. The RTC is enabled by setting XPEN bit 2 of the SYSCON register and bit 4 of the XPERCON register. Accesses to the RTC Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.

**PWM1:** Address range 00'EC00h - 00'ECFFh is reserved for the PWM1 Module access. The PWM1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 6 of the XPERCON register. Accesses to the PWM1 Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used. Only word access is allowed.

**ASC1:** Address range 00'E900h - 00'E9FFh is reserved for the ASC1 Module access. The ASC1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 7 of the XPERCON register. Accesses to the ASC1 Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.

**SSC1:** Address range 00'E800h - 00'E8FFh is reserved for the SSC1 Module access. The SSC1 is enabled by setting XPEN bit 2 of the SYSCON register and bit 8 of the XPERCON register. Accesses to the SSC1 Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.

**I2C:** Address range 00'EA00h - 00'EAFFh is reserved for the I2C Module access. The I2C is enabled by setting XPEN bit 2 of the SYSCON register and bit 9 of the XPERCON register. Accesses to the I2C Module use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used.

**X-Miscellaneous:** Address range 00'EB00h - 00'EBFFh is reserved for the access to a set of XBUS additional features. They are enabled by setting XPEN bit 2 of the SYSCON register and bit 10 of the XPERCON register. Accesses to this additional features use demultiplexed addresses and a 16-bit data bus (only word accesses are possible). Two waitstates give an access time of 100ns at 40 MHz CPU clock. No tristate waitstate is used. The following set of features are provided:

- CLKOUT programmable divider
- XBUS interrupt management registers
- ADC multiplexing on P1L register
- Port1L digital disable register for extra ADC channels
- CAN2 multiplexing on P4.5/P4.6
- CAN1-2 main clock prescaler
- Main Voltage Regulator disable for power-down mode
- TTL / CMOS threshold selection for Port0, Port1 and Port5

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 Mbytes of external memory can be connected to the microcontroller.

### Visibility of XBUS peripherals

In order to keep the ST10F273M compatible with the ST10F168 / ST10F269, the XBUS peripherals can be selected to be visible on the external address / data bus. Different bits for X-Peripheral enabling in XPERCON register must be set. If these bits are cleared before the global enabling with XPEN bit in SYSCON register, the corresponding address space, port pins and interrupts are not occupied by the peripherals, thus the peripheral is not visible and not available. Refer to [Chapter 23: Register set on page 115](#).

### XPERCON and X-Peripheral clock gating

As already mentioned, the XPERCON register must be programmed to enable the single XBus modules separately. The XPERCON is a read/write ESFR register.

The new feature of Clock Gating has been implemented by means of this register: Once the EINIT instruction has been executed, all the peripherals (except RAMs and XMISC) not enabled in the XPERCON register are not be clocked. The clock gating can reduce power consumption and improve EMI when the user does not use all X-Peripherals.

*Note:* *When the clock has been gated in the disabled peripherals, no Reset will be raised once the EINIT instruction has been executed.*

Figure 4. ST10F273M memory mapping (XADRS3 = 800Bh - reset value)

