



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




## 16-bit MCU with MAC unit 832 Kbyte Flash memory and 68 Kbyte RAM

Datasheet – production data

### Features

- Highly performance 16-bit CPU with DSP functions
  - 31.25ns instruction cycle time at 64MHz max CPU clock
  - Multiply/accumulate unit (MAC) 16 x 16-bit multiplication, 40-bit accumulator
  - Enhanced boolean bit manipulations
  - Single-cycle context switching support
- On-chip memories
  - 512 Kbyte Flash memory (32-bit fetch)
  - 320 Kbyte extension Flash memory (16-bit fetch)
  - Single voltage Flash memories with erase/program controller and 100K erasing/programming cycles
  - Up to 16 Mbyte linear address space for code and data (5 Mbytes with CAN or I<sup>2</sup>C)
  - 2 Kbyte internal RAM (IRAM)
  - 66 Kbyte extension RAM (XRAM)
- External bus
  - Programmable external bus configuration & characteristics for different address ranges
  - 5 programmable chip-select signals
  - Hold-acknowledge bus arbitration support
- Interrupt
  - 8-channel peripheral event controller for single cycle interrupt driven data transfer
  - 16-priority-level interrupt system with 56 sources, sampling rate down to 15.6ns
- Timers
  - 2 multi-functional general purpose timer units with 5 timers
- Two 16-channel capture / compare units
- 4-channel PWM unit + 4-channel XPWM
- A/D converter
  - 24-channel 10-bit
  - 3 μs minimum conversion time
- Serial channels
  - 2 synch. / asynch. serial channels
  - 2 high-speed synchronous channels
  - 1 I<sup>2</sup>C standard interface
- 2 CAN 2.0B interfaces operating on 1 or 2 CAN busses (64 or 2x32 message, C-CAN version)
- Fail-safe protection
  - Programmable watchdog timer
  - Oscillator watchdog
- On-chip bootstrap loader
- Clock generation
  - On-chip PLL with 4 to 12 MHz oscillator
  - Direct or prescaled clock input
- Real-time clock and 32 kHz on-chip oscillator
- Up to 111 general purpose I/O lines
  - Individually programmable as input, output or special function
  - Programmable threshold (hysteresis)
- Idle, power down and stand-by modes
- Single voltage supply: 5V ±10% (embedded regulator for 1.8 V core supply)



# Contents

- 1 Introduction ..... 13**
- 2 Pin data ..... 16**
- 3 Functional description ..... 23**
- 4 Internal Flash memory ..... 24**
  - 4.1 Overview ..... 24
  - 4.2 Functional description ..... 24
    - 4.2.1 Structure ..... 24
    - 4.2.2 Modules structure ..... 25
    - 4.2.3 Low power mode ..... 27
    - 4.2.4 Write operation ..... 27
    - 4.2.5 Power supply drop ..... 28
  - 4.3 Registers description ..... 28
    - 4.3.1 Flash control register 0 low ..... 28
    - 4.3.2 Flash control register 0 high ..... 29
    - 4.3.3 Flash control register 1 low ..... 31
    - 4.3.4 Flash control register 1 high ..... 32
    - 4.3.5 Flash data register 0 low ..... 33
    - 4.3.6 Flash data register 0 high ..... 33
    - 4.3.7 Flash data register 1 low ..... 33
    - 4.3.8 Flash data register 1 high ..... 34
    - 4.3.9 Flash address register low ..... 34
    - 4.3.10 Flash address register high ..... 35
    - 4.3.11 Flash error register ..... 35
    - 4.3.12 XFlash interface control register ..... 36
  - 4.4 Protection strategy ..... 37
    - 4.4.1 Protection registers ..... 37
    - 4.4.2 Flash non-volatile write protection X register low ..... 37
    - 4.4.3 Flash non-volatile write protection X register high ..... 38
    - 4.4.4 Flash non-volatile write protection I register low ..... 38
    - 4.4.5 Flash non-volatile write protection I register high ..... 38
    - 4.4.6 Flash non-volatile access protection register 0 ..... 39

|          |  |           |
|----------|--|-----------|
| 4.4.7    | Flash non-volatile access protection register 1 low        | 39        |
| 4.4.8    | Flash non-volatile access protection register 1 high       | 40        |
| 4.4.9    | Access protection  | 40        |
| 4.4.10   | Write protection   | 41        |
| 4.4.11   | Temporary unprotection                                     | 41        |
| 4.5      | Write operation examples                                   | 42        |
| 4.6      | Write operation summary                                    | 44        |
| <b>5</b> | <b>Bootstrap loader</b>                                    | <b>46</b> |
| 5.1      | Selection among user-code, standard or alternate bootstrap | 46        |
| 5.2      | Standard bootstrap loader                                  | 47        |
| 5.2.1    | Entering the standard bootstrap loader                     | 47        |
| 5.2.2    | ST10 configuration in BSL                                  | 48        |
| 5.2.3    | Booting steps  | 51        |
| 5.2.4    | Hardware to activate BSL                                   | 51        |
| 5.2.5    | Memory configuration in bootstrap loader mode              | 52        |
| 5.2.6    | Loading the start-up code                                  | 53        |
| 5.2.7    | Exiting bootstrap loader mode                              | 54        |
| 5.2.8    | Hardware requirements                                      | 54        |
| 5.3      | Standard bootstrap with UART (RS232 or K-Line)             | 54        |
| 5.3.1    | Features   | 54        |
| 5.3.2    | Entering bootstrap via UART                                | 55        |
| 5.3.3    | ST10 Configuration in UART BSL (RS232 or K-Line)           | 56        |
| 5.3.4    | Loading the start-up code                                  | 56        |
| 5.3.5    | Choosing the baud rate for the BSL via UART                | 57        |
| 5.4      | Standard bootstrap with CAN                                | 58        |
| 5.4.1    | Features   | 58        |
| 5.4.2    | Entering the CAN bootstrap loader                          | 59        |
| 5.4.3    | ST10 configuration in CAN BSL                              | 61        |
| 5.4.4    | Loading the start-up code via CAN                          | 61        |
| 5.4.5    | Choosing the baud rate for the BSL via CAN                 | 62        |
| 5.4.6    | Computing the baud rate error                              | 65        |
| 5.4.7    | Bootstrap via CAN  | 65        |
| 5.5      | Comparing the old and the new bootstrap loader             | 66        |
| 5.5.1    | Software aspects   | 66        |
| 5.5.2    | Hardware aspects   | 66        |

|           |   |           |
|-----------|---|-----------|
| 5.6       | Alternate boot mode (ABM) .....                     | 67        |
| 5.6.1     | Activation .....                                    | 67        |
| 5.6.2     | Memory mapping .....                                | 67        |
| 5.6.3     | Interrupts .....                                    | 67        |
| 5.6.4     | ST10 configuration in alternate boot mode .....     | 67        |
| 5.6.5     | Watchdog .....                                      | 68        |
| 5.6.6     | Exiting alternate boot mode .....                   | 68        |
| 5.6.7     | Alternate boot user software .....                  | 68        |
| 5.6.8     | User/alternate mode signature integrity check ..... | 68        |
| 5.6.9     | Alternate boot user software aspects .....          | 69        |
| 5.6.10    | EMUCON register .....                               | 69        |
| 5.6.11    | Internal decoding of test modes .....               | 69        |
| 5.6.12    | Example .....                                       | 70        |
| 5.7       | Selective boot mode .....                           | 70        |
| <b>6</b>  | <b>Central processing unit (CPU) .....</b>          | <b>72</b> |
| 6.1       | Multiplier-accumulator unit (MAC) .....             | 73        |
| 6.2       | Instruction set summary .....                       | 74        |
| 6.3       | MAC coprocessor specific instructions .....         | 76        |
| <b>7</b>  | <b>External bus controller .....</b>                | <b>77</b> |
| <b>8</b>  | <b>Interrupt system .....</b>                       | <b>78</b> |
| 8.1       | X-Peripheral interrupt .....                        | 80        |
| 8.2       | Exception and error traps list .....                | 82        |
| <b>9</b>  | <b>Capture / compare (CAPCOM) units .....</b>       | <b>83</b> |
| <b>10</b> | <b>General purpose timer unit .....</b>             | <b>85</b> |
| 10.1      | GPT1 .....  | 85        |
| 10.2      | GPT2 .....  | 87        |
| <b>11</b> | <b>PWM modules .....</b>                            | <b>89</b> |
| <b>12</b> | <b>Parallel ports .....</b>                         | <b>90</b> |
| 12.1      | Introduction .....                                  | 90        |
| 12.2      | I/O's special features .....                        | 90        |

|           |        |  |            |
|-----------|--------|--|------------|
|           | 12.2.1 | Open drain mode                              | 90         |
|           | 12.2.2 | Input threshold control                      | 91         |
|           | 12.3   | Alternate port functions                     | 91         |
| <b>13</b> |        | <b>A/D converter</b>                         | <b>93</b>  |
| <b>14</b> |        | <b>Serial channels</b>                       | <b>95</b>  |
|           | 14.1   | Asynchronous / synchronous serial interfaces | 95         |
|           | 14.2   | ASCx in asynchronous mode                    | 95         |
|           | 14.3   | ASCx in synchronous mode                     | 96         |
|           | 14.4   | High speed synchronous serial interfaces     | 97         |
| <b>15</b> |        | <b>I2C interface</b>                         | <b>99</b>  |
| <b>16</b> |        | <b>CAN modules</b>                           | <b>100</b> |
|           | 16.1   | Configuration support                        | 100        |
|           | 16.2   | CAN bus configurations                       | 101        |
| <b>17</b> |        | <b>Real-time clock</b>                       | <b>104</b> |
| <b>18</b> |        | <b>Watchdog timer</b>                        | <b>105</b> |
| <b>19</b> |        | <b>System reset</b>                          | <b>106</b> |
|           | 19.1   | Input filter                                 | 106        |
|           | 19.2   | Asynchronous reset                           | 107        |
|           | 19.3   | Synchronous reset (warm reset)               | 112        |
|           | 19.4   | Software reset                               | 117        |
|           | 19.5   | Watchdog timer reset                         | 118        |
|           | 19.6   | Bidirectional reset                          | 119        |
|           | 19.7   | Reset circuitry                              | 123        |
|           | 19.8   | Reset application examples                   | 126        |
|           | 19.9   | Reset summary                                | 128        |
| <b>20</b> |        | <b>Power reduction modes</b>                 | <b>131</b> |
|           | 20.1   | Idle mode                                    | 131        |
|           | 20.2   | Power down mode                              | 131        |

|           |   |            |
|-----------|---|------------|
| 20.2.1    | Protected power down mode                     | 132        |
| 20.2.2    | Interruptible power down mode                 | 132        |
| 20.3      | Stand-by mode                                 | 132        |
| 20.3.1    | Entering stand-by mode                        | 133        |
| 20.3.2    | Exiting stand-by mode                         | 134        |
| 20.3.3    | Real-time clock and stand-by mode             | 134        |
| 20.3.4    | Power reduction modes summary                 | 135        |
| <b>21</b> | <b>Programmable output clock divider</b>      | <b>136</b> |
| <b>22</b> | <b>Register set</b>                           | <b>137</b> |
| 22.1      | Introduction                                  | 137        |
| 22.2      | Register description format                   | 137        |
| 22.3      | General purpose registers (GPRs)              | 138        |
| 22.4      | Special function registers ordered by name    | 140        |
| 22.5      | Special function registers ordered by address | 147        |
| 22.6      | X-registers sorted by name                    | 154        |
| 22.7      | X-registers ordered by address                | 160        |
| 22.8      | Flash registers ordered by name               | 165        |
| 22.9      | Flash registers ordered by address            | 166        |
| 22.10     | Identification registers                      | 167        |
| 22.11     | System configuration registers                | 169        |
| 22.12     | XPERCON and XPEREMU registers                 | 176        |
| 22.13     | Emulation dedicated registers                 | 177        |
| <b>23</b> | <b>Electrical characteristics</b>             | <b>178</b> |
| 23.1      | Absolute maximum ratings                      | 178        |
| 23.2      | Recommended operating conditions              | 178        |
| 23.3      | Power considerations                          | 179        |
| 23.4      | Parameter interpretation                      | 180        |
| 23.5      | DC characteristics                            | 180        |
| 23.6      | Flash characteristics                         | 184        |
| 23.7      | A/D converter characteristics                 | 187        |
| 23.7.1    | Conversion timing control                     | 188        |
| 23.7.2    | A/D conversion accuracy                       | 189        |

|             |  |            |
|-------------|--|------------|
| 23.7.3      | Total unadjusted error                                     | 190        |
| 23.7.4      | Analog reference pins                                      | 191        |
| 23.7.5      | Analog input pins  | 191        |
| 23.7.6      | Example of external network sizing                         | 195        |
| <b>23.8</b> | <b>AC characteristics</b>                                  | <b>197</b> |
| 23.8.1      | Test waveforms   | 197        |
| 23.8.2      | Definition of internal timing                              | 198        |
| 23.8.3      | Clock generation modes                                     | 199        |
| 23.8.4      | Prescaler operation  | 199        |
| 23.8.5      | Direct drive   | 199        |
| 23.8.6      | Oscillator watchdog (OWD)                                  | 200        |
| 23.8.7      | Phase locked loop (PLL)                                    | 200        |
| 23.8.8      | Voltage controlled oscillator                              | 201        |
| 23.8.9      | PLL Jitter   | 202        |
| 23.8.10     | Jitter in the input clock                                  | 202        |
| 23.8.11     | Noise in the PLL loop                                      | 202        |
| 23.8.12     | PLL lock/unlock  | 204        |
| 23.8.13     | Main oscillator specifications                             | 204        |
| 23.8.14     | 32 kHz oscillator specifications                           | 205        |
| 23.8.15     | External clock drive XTAL1                                 | 206        |
| 23.8.16     | Memory cycle variables                                     | 207        |
| 23.8.17     | External memory bus timing                                 | 208        |
| 23.8.18     | Multiplexed bus  | 208        |
| 23.8.19     | Demultiplexed bus  | 214        |
| 23.8.20     | CLKOUT and READY   | 220        |
| 23.8.21     | External bus arbitration                                   | 222        |
| 23.8.22     | High-speed synchronous serial interface (SSC) timing modes | 224        |
| <b>24</b>   | <b>Package information</b>                                 | <b>228</b> |
| 24.1        | ECOPACK® packages  | 228        |
| 24.2        | PQFP144 mechanical data                                    | 228        |
| 24.3        | LQFP144 mechanical data                                    | 230        |
| <b>25</b>   | <b>Ordering information</b>                                | <b>232</b> |
| <b>26</b>   | <b>Revision history</b>                                    | <b>233</b> |



## List of tables

|           |  |    |
|-----------|--|----|
| Table 1.  | Pin description . . . . .  | 17 |
| Table 2.  | Flash modules absolute mapping . . . . .                                     | 24 |
| Table 3.  | Flash modules sectorization (read operations). . . . .                       | 25 |
| Table 4.  | Flash modules sectorization (write operations or with ROMS1 = '1') . . . . . | 26 |
| Table 5.  | Control register interface . . . . .   | 27 |
| Table 6.  | Flash control register 0 low. . . . .  | 28 |
| Table 7.  | Flash control register 0 high . . . . .                                      | 29 |
| Table 8.  | Flash control register 1 low. . . . .  | 31 |
| Table 9.  | Flash control register 1 high . . . . .                                      | 32 |
| Table 10. | Banks (BxS) and sectors (BxFy) status bits meaning. . . . .                  | 33 |
| Table 11. | Flash data register 0 low. . . . .   | 33 |
| Table 12. | Flash data register 0 high . . . . .   | 33 |
| Table 13. | Flash data register 1 low. . . . .   | 34 |
| Table 14. | Flash data register 1 high . . . . .   | 34 |
| Table 15. | Flash address register low . . . . .   | 34 |
| Table 16. | Flash address register high . . . . .  | 35 |
| Table 17. | Flash error register . . . . .   | 35 |
| Table 18. | X-Flash interface control register . . . . .                                 | 36 |
| Table 19. | Flash non-volatile write protection X register low . . . . .                 | 37 |
| Table 20. | Flash non-volatile write protection X register high . . . . .                | 38 |
| Table 21. | Flash non-volatile write protection I register low. . . . .                  | 38 |
| Table 22. | Flash non-volatile write protection I register high . . . . .                | 38 |
| Table 23. | Flash non-volatile access protection register 0. . . . .                     | 39 |
| Table 24. | Flash non-volatile access protection register 1 low . . . . .                | 39 |
| Table 25. | Flash non-volatile access protection register 1 high . . . . .               | 40 |
| Table 26. | Summary of access protection level . . . . .                                 | 40 |
| Table 27. | Flash write operations. . . . .  | 44 |
| Table 28. | ST10F276E boot mode selection . . . . .                                      | 47 |
| Table 29. | ST10 configuration in BSL mode . . . . .                                     | 48 |
| Table 30. | ST10 configuration in UART BSL mode (RS232 or K-line). . . . .               | 56 |
| Table 31. | ST10 configuration in CAN BSL . . . . .                                      | 61 |
| Table 32. | BRP and PT0 values . . . . .   | 64 |
| Table 33. | Software topics summary . . . . .  | 66 |
| Table 34. | Hardware topics summary . . . . .  | 66 |
| Table 35. | ST10 configuration in alternate boot mode. . . . .                           | 67 |
| Table 36. | ABM bit description. . . . .   | 69 |
| Table 37. | Selective boot . . . . .   | 70 |
| Table 38. | Standard instruction set summary . . . . .                                   | 74 |
| Table 39. | MAC instruction set summary. . . . .   | 76 |
| Table 40. | Interrupt sources . . . . .  | 78 |
| Table 41. | X-Interrupt detailed mapping . . . . .                                       | 81 |
| Table 42. | Trap priorities . . . . .  | 82 |
| Table 43. | Compare modes . . . . .  | 83 |
| Table 44. | CAPCOM timer input frequencies, resolutions and periods at 40 MHz . . . . .  | 84 |
| Table 45. | CAPCOM timer input frequencies, resolutions and periods at 64 MHz . . . . .  | 84 |
| Table 46. | GPT1 timer input frequencies, resolutions and periods at 40 MHz. . . . .     | 85 |
| Table 47. | GPT1 timer input frequencies, resolutions and periods at 64 MHz. . . . .     | 86 |
| Table 48. | GPT2 timer input frequencies, resolutions and periods at 40 MHz. . . . .     | 87 |

|            |   |     |
|------------|---|-----|
| Table 49.  | GPT2 timer input frequencies, resolutions and periods at 64 MHz. . . . .              | 87  |
| Table 50.  | PWM unit frequencies and resolutions at 40 MHz CPU clock . . . . .                    | 89  |
| Table 51.  | PWM unit frequencies and resolutions at 64 MHz CPU clock . . . . .                    | 89  |
| Table 52.  | ASC asynchronous baud rates by reload value and deviation errors (fCPU = 40 MHz) . .  | 95  |
| Table 53.  | ASC asynchronous baud rates by reload value and deviation errors (fCPU = 64 MHz) . .  | 96  |
| Table 54.  | ASC synchronous baud rates by reload value and deviation errors (fCPU = 40 MHz) . . . | 96  |
| Table 55.  | ASC synchronous baud rates by reload value and deviation errors (fCPU = 64 MHz) . . . | 97  |
| Table 56.  | Synchronous baud rate and reload values (fCPU = 40 MHz) . . . . .                     | 98  |
| Table 57.  | Synchronous baud rate and reload values (fCPU = 64 MHz) . . . . .                     | 98  |
| Table 58.  | WDTREL reload value (fCPU = 40 MHz) . . . . .   | 105 |
| Table 59.  | WDTREL reload value (fCPU = 64 MHz) . . . . .   | 105 |
| Table 60.  | Reset event definition . . . . .  | 106 |
| Table 61.  | Reset event. . . . .  | 128 |
| Table 62.  | PORT0 latched configuration for the different reset events . . . . .                  | 129 |
| Table 63.  | Power reduction modes summary . . . . .   | 135 |
| Table 64.  | Description . . . . .   | 137 |
| Table 65.  | General purpose registers (GPRs) . . . . .  | 138 |
| Table 66.  | General purpose registers (GPRs) bitwise addressing . . . . .                         | 138 |
| Table 67.  | Special function registers ordered by address . . . . .                               | 140 |
| Table 68.  | Special function registers ordered by address . . . . .                               | 147 |
| Table 69.  | X-Registers ordered by name . . . . .   | 154 |
| Table 70.  | X-registers ordered by address . . . . .  | 160 |
| Table 71.  | Flash registers ordered by name . . . . .   | 165 |
| Table 72.  | Flash registers ordered by address . . . . .  | 166 |
| Table 73.  | MANUF description. . . . .  | 167 |
| Table 74.  | IDCHIP description . . . . .  | 167 |
| Table 75.  | IDMEM description . . . . .   | 168 |
| Table 76.  | IDPROG description . . . . .  | 168 |
| Table 77.  | SYSCON description . . . . .  | 169 |
| Table 78.  | BUSCON4 description . . . . .   | 171 |
| Table 79.  | RPOH description . . . . .  | 172 |
| Table 80.  | EXIxE bit description . . . . .   | 173 |
| Table 81.  | EXISEL . . . . .  | 173 |
| Table 82.  | EXIxE and port 2 pin configurations . . . . .   | 173 |
| Table 83.  | SFR area description . . . . .  | 174 |
| Table 84.  | ESFR description . . . . .  | 174 |
| Table 85.  | Segment 8 address range mapping . . . . .   | 176 |
| Table 86.  | Absolute maximum ratings . . . . .  | 178 |
| Table 87.  | Recommended operating conditions . . . . .  | 178 |
| Table 88.  | Thermal characteristics. . . . .  | 179 |
| Table 89.  | Package characteristics . . . . .   | 180 |
| Table 90.  | DC characteristics. . . . .   | 180 |
| Table 91.  | Flash characteristics . . . . .   | 184 |
| Table 92.  | Data retention characteristics . . . . .  | 185 |
| Table 93.  | A/D converter characteristics . . . . .   | 187 |
| Table 94.  | A/D converter programming . . . . .   | 188 |
| Table 95.  | On-chip clock generator selections. . . . .   | 199 |
| Table 96.  | Internal PLL divider mechanism . . . . .  | 201 |
| Table 97.  | PLL lock/unlock timing . . . . .  | 204 |
| Table 98.  | Main oscillator specifications . . . . .  | 204 |
| Table 99.  | Negative resistance (absolute min. value @ 125oC / VDD = 4.5V). . . . .               | 205 |
| Table 100. | 32 kHz Oscillator specifications . . . . .  | 205 |

---

|            |  |     |
|------------|--|-----|
| Table 101. | Minimum values of negative resistance (module) . . . . . | 206 |
| Table 102. | External clock drive timing . . . . .                    | 207 |
| Table 103. | Memory cycle variables . . . . .                         | 207 |
| Table 104. | Multiplexed bus . . . . .                                | 208 |
| Table 105. | Demultiplexed bus . . . . .                              | 214 |
| Table 106. | CLKOUT and READY . . . . .                               | 220 |
| Table 107. | External bus arbitration . . . . .                       | 222 |
| Table 108. | Master mode . . . . .                                    | 224 |
| Table 109. | Slave mode . . . . .                                     | 226 |
| Table 110. | PQFP144 mechanical data . . . . .                        | 228 |
| Table 111. | LQFP144 mechanical data . . . . .                        | 230 |
| Table 112. | Order codes . . . . .                                    | 232 |
| Table 113. | Document revision history . . . . .                      | 233 |

## List of figures

|            |   |     |
|------------|---|-----|
| Figure 1.  | Logic symbol . . . . .  | 15  |
| Figure 2.  | Pin configuration (top view) . . . . .  | 16  |
| Figure 3.  | Block diagram . . . . .   | 23  |
| Figure 4.  | Flash modules structure . . . . .   | 24  |
| Figure 5.  | ST10F276E new standard bootstrap loader program flow . . . . .                | 49  |
| Figure 6.  | Bootling steps for ST10F276E. . . . .   | 51  |
| Figure 7.  | Hardware provisions to activate the BSL . . . . .                             | 52  |
| Figure 8.  | Memory configuration after reset . . . . .                                    | 53  |
| Figure 9.  | UART bootstrap loader sequence . . . . .                                      | 55  |
| Figure 10. | Baud rate deviation between host and ST10F276E . . . . .                      | 58  |
| Figure 11. | CAN bootstrap loader sequence. . . . .  | 59  |
| Figure 12. | Bit rate measurement over a predefined zero-frame . . . . .                   | 62  |
| Figure 13. | Reset boot sequence . . . . .   | 71  |
| Figure 14. | CPU Block Diagram (MAC Unit not included). . . . .                            | 72  |
| Figure 15. | MAC unit architecture . . . . .   | 73  |
| Figure 16. | X-Interrupt basic structure . . . . .   | 81  |
| Figure 17. | Block diagram of GPT1. . . . .  | 86  |
| Figure 18. | Block diagram of GPT2. . . . .  | 88  |
| Figure 19. | Block diagram of PWM module . . . . .   | 89  |
| Figure 20. | Connection to single CAN bus via separate CAN transceivers . . . . .          | 101 |
| Figure 21. | Connection to single CAN bus via common CAN transceivers. . . . .             | 102 |
| Figure 22. | Connection to two different CAN buses (e.g. for gateway application). . . . . | 103 |
| Figure 23. | Connection to one CAN bus with internal Parallel Mode enabled . . . . .       | 103 |
| Figure 24. | Asynchronous power-on RESET (EA = 1) . . . . .                                | 109 |
| Figure 25. | Asynchronous power-on RESET (EA = 0) . . . . .                                | 110 |
| Figure 26. | Asynchronous hardware RESET (EA = 1) . . . . .                                | 111 |
| Figure 27. | Asynchronous hardware RESET (EA = 0) . . . . .                                | 112 |
| Figure 28. | Synchronous short / long hardware RESET (EA = 1) . . . . .                    | 114 |
| Figure 29. | Synchronous short / long hardware RESET (EA = 0) . . . . .                    | 115 |
| Figure 30. | Synchronous long hardware RESET (EA = 1) . . . . .                            | 116 |
| Figure 31. | Synchronous long hardware RESET (EA = 0) . . . . .                            | 117 |
| Figure 32. | SW / WDT unidirectional RESET (EA = 1) . . . . .                              | 118 |
| Figure 33. | SW / WDT unidirectional RESET (EA = 0) . . . . .                              | 119 |
| Figure 34. | SW / WDT bidirectional RESET (EA = 1) . . . . .                               | 121 |
| Figure 35. | SW / WDT bidirectional RESET (EA = 0) . . . . .                               | 122 |
| Figure 36. | SW / WDT bidirectional RESET (EA = 0) followed by a HW RESET . . . . .        | 123 |
| Figure 37. | Minimum external reset circuitry . . . . .                                    | 124 |
| Figure 38. | System reset circuit . . . . .  | 125 |
| Figure 39. | Internal (simplified) reset circuitry . . . . .                               | 125 |
| Figure 40. | Example of software or watchdog bidirectional reset (EA = 1) . . . . .        | 126 |
| Figure 41. | Example of software or watchdog bidirectional reset (EA = 0) . . . . .        | 127 |
| Figure 42. | PORT0 bits latched into the different registers after reset . . . . .         | 130 |
| Figure 43. | External RC circuitry on RPD pin . . . . .                                    | 132 |
| Figure 44. | Port2 test mode structure . . . . .   | 183 |
| Figure 45. | Supply current versus the operating frequency (RUN and IDLE modes) . . . . .  | 184 |
| Figure 46. | A/D conversion characteristic . . . . .                                       | 190 |
| Figure 47. | A/D converter input pins scheme . . . . .                                     | 192 |
| Figure 48. | Charge sharing timing diagram during sampling phase . . . . .                 | 193 |

|            |   |     |
|------------|---|-----|
| Figure 49. | Anti-aliasing filter and conversion rate                        | 194 |
| Figure 50. | Input/output waveforms  | 197 |
| Figure 51. | Float waveforms   | 197 |
| Figure 52. | Generation mechanisms for the CPU clock                         | 198 |
| Figure 53. | ST10F276E PLL jitter  | 203 |
| Figure 54. | Crystal oscillator and resonator connection diagram             | 205 |
| Figure 55. | 32 kHz crystal oscillator connection diagram                    | 206 |
| Figure 56. | External clock drive XTAL1                                      | 207 |
| Figure 57. | Multiplexed bus with/without R/W delay and normal ALE           | 210 |
| Figure 58. | Multiplexed bus with/without R/W delay and extended ALE         | 211 |
| Figure 59. | Multiplexed bus, with/without R/W delay, normal ALE, R/W CS     | 212 |
| Figure 60. | Multiplexed bus, with/without R/ W delay, extended ALE, R/W CS  | 213 |
| Figure 61. | Demultiplexed bus, with/without read/write delay and normal ALE | 216 |
| Figure 62. | Demultiplexed bus with/without R/W delay and extended ALE       | 217 |
| Figure 63. | Demultiplexed bus with ALE and R/W CS                           | 218 |
| Figure 64. | Demultiplexed bus, no R/W delay, extended ALE, R/W CS           | 219 |
| Figure 65. | CLKOUT and READY  | 221 |
| Figure 66. | External bus arbitration (releasing the bus)                    | 222 |
| Figure 67. | External bus arbitration (regaining the bus)                    | 223 |
| Figure 68. | SSC master timing   | 225 |
| Figure 69. | SSC slave timing  | 227 |
| Figure 70. | PQFP144 mechanical data   | 229 |
| Figure 71. | LQFP144 package dimension                                       | 231 |

# 1 Introduction

The ST10F276E is a derivative of the STMicroelectronics® ST10 family of 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 32 million instructions per second) with high peripheral functionality and enhanced I/O-capabilities. It also provides on-chip high-speed single voltage Flash memory, on-chip high-speed RAM, and clock generation via PLL.


ST10F276E is processed in 0.18  $\mu\text{m}$  CMOS technology. The MCU core and the logic is supplied with a 5V to 1.8V on-chip voltage regulator. The part is supplied with a single 5V supply and I/Os work at 5V.

The device is upward compatible with the ST10F269 device, with the following set of differences:

- Flash control interface is now based on STMicroelectronics third generation of stand-alone Flash memories (M29F400 series), with an embedded Program/Erase Controller. This completely frees up the CPU during programming or erasing the Flash.
- Only one supply pin (ex DC1 in ST10F269, renamed into  $V_{18}$ ) on the QFP144 package is used for decoupling the internally generated 1.8V core logic supply. Do not connect this pin to 5.0V external supply. Instead, this pin should be connected to a decoupling capacitor (ceramic type, typical value 10nF, maximum value 100nF).
- The AC and DC parameters are modified due to a difference in the maximum CPU frequency.
- A new  $V_{DD}$  pin replaces DC2 of ST10F269.
- $\overline{EA}$  pin assumes a new alternate functionality: it is also used to provide a dedicated power supply (see  $V_{STBY}$ ) to maintain biased a portion of the XRAM (16 Kbytes) when the main Power Supply of the device ( $V_{DD}$  and consequently the internally generated  $V_{18}$ ) is turned off for low power mode, allowing data retention.  $V_{STBY}$  voltage shall be in the range 4.5-5.5 Volt, and a dedicated embedded low power voltage regulator is in charge to provide the 1.8V for the RAM, the low-voltage section of the 32 kHz oscillator and the Real-Time Clock module when not disabled. It is allowed to exceed the upper limit up to 6V for a very short period of time during the global life of the device, and exceed the lower limit down to 4V when RTC and 32kHz on-chip oscillator are not used.
- A second SSC mapped on the XBUS is added (SSC of ST10F269 becomes here SSC0, while the new one is referred as XSSC or simply SSC1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic SSC, and the new XSSC.
- A second ASC mapped on the XBUS is added (ASC0 of ST10F269 remains ASC0, while the new one is referred as XASC or simply as ASC1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic ASC, and the new XASC.
- A second PWM mapped on the XBUS is added (PWM of ST10F269 becomes here PWM0, while the new one is referred as XPWM or simply as PWM1). Note that some restrictions and functional differences due to the XBUS peculiarities are present between the classic PWM, and the new XPWM.
- An I<sup>2</sup>C interface on the XBUS is added (see X-I<sup>2</sup>C or simply I<sup>2</sup>C interface).
- CLKOUT function can output either the CPU clock (like in ST10F269) or a software programmable prescaled value of the CPU clock.

- Embedded memory size has been significantly increased (both Flash and RAM).
- PLL multiplication factors have been adapted to new frequency range.  
A/D Converter is not fully compatible versus ST10F269 (timing and programming model). Formula for the conversion time is still valid, while the sampling phase programming model is different.  
Besides, additional 8 channels are available on P1L pins as alternate function: the accuracy reachable with these extra channels is reduced with respect to the standard Port5 channels.
- External Memory bus potential limitations on maximum speed and maximum capacitance load could be introduced (under evaluation): ST10F276E will probably not be able to address an external memory at 64MHz with 0 wait states (under evaluation).
- XPERCON register bit mapping modified according to new peripherals implementation (not fully compatible with ST10F269).
- Bondout chip for emulation (ST10R201) cannot achieve more than 50MHz at room temperature (so no real-time emulation possible at maximum speed).
- Input section characteristics are different. The threshold programmability is extended to all port pins (additional XPICON register); it is possible to select standard TTL (with up to 500mV of hysteresis) and standard CMOS (with up to 800mV of hysteresis).
- Output transition is not programmable.
- CAN module is enhanced: ST10F276E implements two C-CAN modules, so the programming model is slightly different. Besides, the possibility to map in parallel the two CAN modules is added (on P4.5/P4.6).
- On-chip main oscillator input frequency range has been reshaped, reducing it from 1-25MHz down to 4-12MHz. This is a high performance oscillator amplifier, providing a very high negative resistance and wide oscillation amplitude: when this on-chip amplifier is used as reference for Real-Time Clock module, the Power-down consumption is dominated by the consumption of the oscillator amplifier itself. A metal option is added to offer a low power oscillator amplifier working in the range of 4-8MHz: this will allow a power consumption reduction when Real-Time Clock is running in Power Down mode using as reference the on-chip main oscillator clock.
- A second on-chip oscillator amplifier circuit (32kHz) is implemented for low power modes: it can be used to provide the reference to the Real-Time Clock counter (either in Power Down or Stand-by mode). Pin XTAL3 and XTAL4 replace a couple of  $V_{DD}/V_{SS}$  pins of ST10F269.
- Possibility to re-program internal XBUS chip select window characteristics (XRAM2 and XFLASH address window) is added.

Figure 1. Logic symbol





# 2 Pin data

Figure 2. Pin configuration (top view)




Table 1. Pin description

| Symbol      | Pin   | Type | Function   |  |  |
|-------------|-------|------|--|--|--|
| P6.0 - P6.7 | 1 - 8 | I/O  | 8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 6 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 6 is selectable (TTL or CMOS). The following Port 6 pins have alternate functions: |  |  |
|             | 1     | O    | P6.0   | $\overline{CS0}$                                     | Chip select 0 output                                 |
|             | ...   | ...  | ...  | ...  | ...  |
|             | 5     | O    | P6.4   | $\overline{CS4}$                                     | Chip select 4 output                                 |
|             | 6     | I    | P6.5   | $\overline{HOLD}$                                    | External master hold request input                   |
|             |       | I/O  |  | SCLK1  | SSC1: master clock output / slave clock input        |
|             | 7     | O    | P6.6   | $\overline{HLDA}$                                    | Hold acknowledge output                              |
|             |       | I/O  |  | MTSR1  | SSC1: master-transmitter / slave-receiver O/I        |
| 8           | O     | P6.7 | $\overline{BREQ}$  | Bus request output                                   |  |
|             | I/O   |      | MRST1  | SSC1: master-receiver / slave-transmitter I/O        |  |
| P8.0 - P8.7 | 9-16  | I/O  | 8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 8 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or CMOS). The following Port 8 pins have alternate functions: |  |  |
|             | 9     | I/O  | P8.0   | CC16IO   | CAPCOM2: CC16 capture input / compare output         |
|             |       | O    |  | XPWM0  | PWM1: channel 0 output                               |
|             | ...   | ...  | ...  | ...  | ...  |
|             | 12    | I/O  | P8.3   | CC19IO   | CAPCOM2: CC19 capture input / compare output         |
|             |       | O    |  | XPWM0  | PWM1: channel 3 output                               |
|             | 13    | I/O  | P8.4   | CC20IO   | CAPCOM2: CC20 capture input / compare output         |
|             | 14    | I/O  | P8.5   | CC21IO   | CAPCOM2: CC21 capture input / compare output         |
|             | 15    | I/O  | P8.6   | CC22IO   | CAPCOM2: CC22 capture input / compare output         |
|             |       | I/O  |  | RxD1   | ASC1: Data input (Asynchronous) or I/O (Synchronous) |
|             | 16    | I/O  | P8.7   | CC23IO   | CAPCOM2: CC23 capture input / compare output         |
| O           |       |      | TxD1   | ASC1: Clock / Data output (Asynchronous/Synchronous) |  |

Table 1. Pin description (continued)

| Symbol                       | Pin            | Type   | Function  |                               |   |
|------------------------------|----------------|--------|---|-------------------------------|---|
| P7.0 - P7.7                  | 19-26          | I/O    | 8-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 7 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or CMOS). The following Port 7 pins have alternate functions:  |                               |   |
|                              | 19             | O      | P7.0  | POUT0                         | PWM0: channel 0 output                        |
|                              | ...            | ...    | ...   | ...                           | ...   |
|                              | 22             | O      | P7.3  | POUT3                         | PWM0: channel 3 output                        |
|                              | 23             | I/O    | P7.4  | CC28IO                        | CAPCOM2: CC28 capture input / compare output  |
|                              | ...            | ...    | ...   | ...                           | ...   |
| P5.0 - P5.9<br>P5.10 - P5.15 | 27-36<br>39-44 | I<br>I | 16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 can be the analog input channels (up to 16) for the A/D converter, where P5.x equals ANx (Analog input channel x), or they are timer inputs. The input threshold of Port 5 is selectable (TTL or CMOS). The following Port 5 pins have alternate functions:                                     |                               |   |
|                              | 39             | I      | P5.10   | T6EUD                         | GPT2: timer T6 external up/down control input |
|                              | 40             | I      | P5.11   | T5EUD                         | GPT2: timer T5 external up/down control input |
|                              | 41             | I      | P5.12   | T6IN                          | GPT2: timer T6 count input                    |
|                              | 42             | I      | P5.13   | T5IN                          | GPT2: timer T5 count input                    |
|                              | 43             | I      | P5.14   | T4EUD                         | GPT1: timer T4 external up/down control input |
| P2.0 - P2.7<br>P2.8 - P2.15  | 47-54<br>57-64 | I/O    | 16-bit bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 2 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or CMOS). The following Port 2 pins have alternate functions: |                               |   |
|                              | 47             | I/O    | P2.0  | CC0IO                         | CAPCOM: CC0 capture input/compare output      |
|                              | ...            | ...    | ...   | ...                           | ...   |
|                              | 54             | I/O    | P2.7  | CC7IO                         | CAPCOM: CC7 capture input/compare output      |
|                              | 57             | I/O    | P2.8  | CC8IO                         | CAPCOM: CC8 capture input/compare output      |
|                              |                | I      |   | EX0IN                         | Fast external interrupt 0 input               |
|                              | ...            | ...    | ...   | ...                           | ...   |
|                              | 64             | I/O    | P2.15   | CC15IO                        | CAPCOM: CC15 capture input/compare output     |
|                              |                | I      |   | EX7IN                         | Fast external interrupt 7 input               |
|                              | I              |        | T7IN  | CAPCOM2: timer T7 count input |   |

Table 1. Pin description (continued)

| Symbol                                | Pin                    | Type              | Function   |   |  |
|---------------------------------------|------------------------|-------------------|--|---|--|
| P3.0 - P3.5<br>P3.6 - P3.13,<br>P3.15 | 65-70,<br>73-80,<br>81 | I/O<br>I/O<br>I/O | 15-bit (P3.14 is missing) bidirectional I/O port, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. Port 3 outputs can be configured as push-pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or CMOS). The following Port 3 pins have alternate functions: |   |  |
|                                       | 65                     | I                 | P3.0   | T0IN  | CAPCOM1: timer T0 count input                        |
|                                       | 66                     | O                 | P3.1   | T6OUT   | GPT2: timer T6 toggle latch output                   |
|                                       | 67                     | I                 | P3.2   | CAPIN   | GPT2: register CAPREL capture input                  |
|                                       | 68                     | O                 | P3.3   | T3OUT   | GPT1: timer T3 toggle latch output                   |
|                                       | 69                     | I                 | P3.4   | T3EUD   | GPT1: timer T3 external up/down control input        |
|                                       | 70                     | I                 | P3.5   | T4IN  | GPT1; timer T4 input for count/gate/reload/capture   |
|                                       | 73                     | I                 | P3.6   | T3IN  | GPT1: timer T3 count/gate input                      |
|                                       | 74                     | I                 | P3.7   | T2IN  | GPT1: timer T2 input for count/gate/reload / capture |
|                                       | 75                     | I/O               | P3.8   | MRST0   | SSC0: master-receiver/slave-transmitter I/O          |
|                                       | 76                     | I/O               | P3.9   | MTSR0   | SSC0: master-transmitter/slave-receiver O/I          |
|                                       | 77                     | O                 | P3.10  | TxD0  | ASC0: clock / data output (asynchronous/synchronous) |
|                                       | 78                     | I/O               | P3.11  | RxD0  | ASC0: data input (asynchronous) or I/O (synchronous) |
|                                       | 79                     | O                 | P3.12  | $\overline{\text{BHE}}$                                 | External memory high byte enable signal              |
|                                       |                        |                   |  | $\overline{\text{WRH}}$                                 | External memory high byte write strobe               |
|                                       | 80                     | I/O               | P3.13  | SCLK0   | SSC0: master clock output / slave clock input        |
| 81                                    | O                      | P3.15             | CLKOUT   | System clock output (programmable divider on CPU clock) |  |

Table 1. Pin description (continued)

| Symbol                       | Pin   | Type | Function   |   |  |
|------------------------------|-------|------|--|---|--|
| P4.0 –P4.7                   | 85-92 | I/O  | Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold is selectable (TTL or CMOS). Port 4.4, 4.5, 4.6 and 4.7 outputs can be configured as push-pull or open drain drivers.<br>In case of an external bus configuration, Port 4 can be used to output the segment address lines: |   |  |
|                              | 85    | O    | P4.0   | A16                                     | Segment address line                     |
|                              | 86    | O    | P4.1   | A17                                     | Segment address line                     |
|                              | 87    | O    | P4.2   | A18                                     | Segment address line                     |
|                              | 88    | O    | P4.3   | A19                                     | Segment address line                     |
|                              | 89    | O    | P4.4   | A20                                     | Segment address line                     |
|                              |       | I    |  | CAN2_RxD                                | CAN2: receive data input                 |
|                              |       | I/O  |  | SCL                                     | I <sup>2</sup> C Interface: serial clock |
|                              | 90    | O    | P4.5   | A21                                     | Segment address line                     |
|                              |       | I    |  | CAN1_RxD                                | CAN1: receive data input                 |
|                              |       | I    |  | CAN2_RxD                                | CAN2: receive data input                 |
|                              | 91    | O    | P4.6   | A22                                     | Segment address line                     |
|                              |       | O    |  | CAN1_TxD                                | CAN1: transmit data output               |
|                              |       | O    |  | CAN2_TxD                                | CAN2: transmit data output               |
|                              | 92    | O    | P4.7   | A23                                     | Most significant segment address line    |
|                              |       | O    |  | CAN2_TxD                                | CAN2: transmit data output               |
|                              | I/O   |      | SDA  | I <sup>2</sup> C Interface: serial data |  |
| $\overline{RD}$              | 95    | O    | External memory read strobe. $\overline{RD}$ is activated for every external instruction or data read access.  |   |  |
| $\overline{WR/WRL}$          | 96    | O    | External memory write strobe. In $\overline{WR}$ -mode this pin is activated for every external data write access. In $\overline{WRL}$ mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in the SYSCON register for mode selection.  |   |  |
| READY/<br>$\overline{READY}$ | 97    | I    | Ready input. The active level is programmable. When the ready function is enabled, the selected inactive level at this pin, during an external memory access, will force the insertion of waitstate cycles until the pin returns to the selected active level.   |   |  |
| ALE                          | 98    | O    | Address latch enable output. In case of use of external addressing or of multiplexed mode, this signal is the latch command of the address lines.  |   |  |

Table 1. Pin description (continued)

| Symbol                                  | Pin                         | Type       | Function   |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
|---|-----------------------------|------------|--|--------|-----------------------------|-----------------|-------|--------|----------------|---------|---------|----------------|-----|----------|-----------------|-------|--------|----------------|-----------|-----------|----------------|----------|------------|
| $\overline{EA} / V_{STBY}$              | 99                          | I          | <p>External access enable pin.</p> <p>A low level applied to this pin during and after Reset forces the ST10F276E to start the program from the external memory space. A high level forces ST10F276E to start in the internal memory space. This pin is also used (when Stand-by mode is entered, that is ST10F276E under reset and main <math>V_{DD}</math> turned off) to bias the 32 kHz oscillator amplifier circuit and to provide a reference voltage for the low-power embedded voltage regulator which generates the internal 1.8V supply for the RTC module (when not disabled) and to retain data inside the Stand-by portion of the XRAM (16 Kbyte).</p> <p>It can range from 4.5 to 5.5V (6V for a reduced amount of time during the device life, 4.0V when RTC and 32 kHz on-chip oscillator amplifier are turned off). In running mode, this pin can be tied low during reset without affecting 32 kHz oscillator, RTC and XRAM activities, since the presence of a stable <math>V_{DD}</math> guarantees the proper biasing of all those modules.</p> |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
| P0L.0 -P0L.7,<br>P0H.0<br>P0H.1 - P0H.7 | 100-107,<br>108,<br>111-117 | I/O        | <p>Two 8-bit bidirectional I/O ports P0L and P0H, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. The input threshold of Port 0 is selectable (TTL or CMOS).</p> <p>In case of an external bus configuration, PORT0 serves as the address (A) and as the address / data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.</p> <p>Demultiplexed bus modes</p> <table border="0"> <tr> <td>Data path width</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L.0 – P0L.7:</td> <td>D0 – D7</td> <td>D0 - D7</td> </tr> <tr> <td>P0H.0 – P0H.7:</td> <td>I/O</td> <td>D8 - D15</td> </tr> </table> <p>Multiplexed bus modes</p> <table border="0"> <tr> <td>Data path width</td> <td>8-bit</td> <td>16-bit</td> </tr> <tr> <td>P0L.0 – P0L.7:</td> <td>AD0 – AD7</td> <td>AD0 - AD7</td> </tr> <tr> <td>P0H.0 – P0H.7:</td> <td>A8 – A15</td> <td>AD8 - AD15</td> </tr> </table>                                    |        |                             | Data path width | 8-bit | 16-bit | P0L.0 – P0L.7: | D0 – D7 | D0 - D7 | P0H.0 – P0H.7: | I/O | D8 - D15 | Data path width | 8-bit | 16-bit | P0L.0 – P0L.7: | AD0 – AD7 | AD0 - AD7 | P0H.0 – P0H.7: | A8 – A15 | AD8 - AD15 |
| Data path width                         | 8-bit                       | 16-bit     |  |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
| P0L.0 – P0L.7:                          | D0 – D7                     | D0 - D7    |  |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
| P0H.0 – P0H.7:                          | I/O                         | D8 - D15   |  |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
| Data path width                         | 8-bit                       | 16-bit     |  |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
| P0L.0 – P0L.7:                          | AD0 – AD7                   | AD0 - AD7  |  |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
| P0H.0 – P0H.7:                          | A8 – A15                    | AD8 - AD15 |  |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
| P1L.0 - P1L.7<br>P1H.0 - P1H.7          | 118-125<br>128-135          | I/O        | <p>Two 8-bit bidirectional I/O ports P1L and P1H, bit-wise programmable for input or output via direction bit. Programming an I/O pin as input forces the corresponding output driver to high impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes: if at least BUSCONx is configured such the demultiplexed mode is selected, the pins of PORT1 are not available for general purpose I/O function. The input threshold of Port 1 is selectable (TTL or CMOS).</p> <p>The pins of P1L also serve as the additional (up to 8) analog input channels for the A/D converter, where P1L.x equals ANy (Analog input channel y, where <math>y = x + 16</math>). This additional function have higher priority on demultiplexed bus function. The following PORT1 pins have alternate functions:</p>  |        |                             |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
|   | 132                         | I          | P1H.4  | CC24IO | CAPCOM2: CC24 capture input |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
|   | 133                         | I          | P1H.5  | CC25IO | CAPCOM2: CC25 capture input |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
|   | 134                         | I          | P1H.6  | CC26IO | CAPCOM2: CC26 capture input |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |
|   | 135                         | I          | P1H.7  | CC27IO | CAPCOM2: CC27 capture input |                 |       |        |                |         |         |                |     |          |                 |       |        |                |           |           |                |          |            |


Table 1. Pin description (continued)

| Symbol                     | Pin  | Type | Function   |  |
|----------------------------|--|------|--|--|
| XTAL1                      | 138  | I    | XTAL1  | Main oscillator amplifier circuit and/or external clock input. |
| XTAL2                      | 137  | O    | XTAL2  | Main oscillator amplifier circuit output.                      |
|                            |  |      | To clock the device from an external source, drive XTAL1 while leaving XTAL2 unconnected. Minimum and maximum high / low and rise / fall times specified in the AC Characteristics must be observed.   |  |
| XTAL3                      | 143  | I    | XTAL3  | 32 kHz oscillator amplifier circuit input                      |
| XTAL4                      | 144  | O    | XTAL4  | 32 kHz oscillator amplifier circuit output                     |
|                            |  |      | When 32 kHz oscillator amplifier is not used, to avoid spurious consumption, XTAL3 shall be tied to ground while XTAL4 shall be left open. Besides, bit OFF32 in RTCCON register shall be set. 32 kHz oscillator can only be driven by an external crystal, and not by a different clock source.   |  |
| $\overline{\text{RSTIN}}$  | 140  | I    | Reset Input with CMOS Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F276E. An internal pull-up resistor permits power-on reset using only a capacitor connected to $V_{SS}$ . In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the $\overline{\text{RSTIN}}$ line is pulled low for the duration of the internal reset sequence.  |  |
| $\overline{\text{RSTOUT}}$ | 141  | O    | Internal Reset Indication Output. This pin is driven to a low level during hardware, software or watchdog timer reset. $\overline{\text{RSTOUT}}$ remains low until the EINIT (end of initialization) instruction is executed.   |  |
| $\overline{\text{NMI}}$    | 142  | I    | Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = '0' in SYSCON register, when the PWRDN (power down) instruction is executed, the $\overline{\text{NMI}}$ pin must be low in order to force the ST10F276E to go into power down mode. If $\overline{\text{NMI}}$ is high and PWDCFG = '0', when PWRDN is executed, the part will continue to run in normal mode.<br>If not used, pin $\overline{\text{NMI}}$ should be pulled high externally. |  |
| $V_{\text{AREF}}$          | 37   | -    | A/D converter reference voltage and analog supply  |  |
| $V_{\text{AGND}}$          | 38   | -    | A/D converter reference and analog ground  |  |
| RPD                        | 84   | -    | Timing pin for the return from interruptible power down mode and synchronous / asynchronous reset selection.   |  |
| $V_{\text{DD}}$            | 17, 46,<br>72,82,93,<br>109, 126,<br>136       | -    | Digital supply voltage = + 5V during normal operation, idle and power down modes.<br>It can be turned off when Stand-by RAM mode is selected.  |  |
| $V_{\text{SS}}$            | 18,45,<br>55,71,<br>83,94,<br>110, 127,<br>139 | -    | Digital ground   |  |
| $V_{18}$                   | 56   | -    | 1.8V decoupling pin: a decoupling capacitor (typical value of 10nF, max 100nF) must be connected between this pin and nearest $V_{\text{SS}}$ pin.   |  |

### 3 Functional description

The architecture of the ST10F276E combines advantages of both RISC and CISC processors and an advanced peripheral subsystem. The block diagram gives an overview of the different on-chip components and the high bandwidth internal bus structure of the ST10F276E.

**Figure 3. Block diagram**






## 4 Internal Flash memory

### 4.1 Overview

The on-chip Flash is composed of two matrix modules, each one containing one array divided in two banks that can be read and modified independently of one another: one bank can be read while another bank is under modification.

**Figure 4. Flash modules structure**



GAPGRI00321

The write operations of the four banks are managed by an embedded Flash program/erase controller (FPEC). The high voltages needed for program/erase operations are internally generated.

The data bus is 32-bit wide. Due to ST10 core architecture limitation, only the first 512 Kbytes are accessed at 32-bit (internal Flash bus, see I-BUS), while the remaining 320 Kbytes are accessed at 16-bit (see X-BUS).

### 4.2 Functional description

#### 4.2.1 Structure

Table 2 shows the address space reserved to the Flash module.

**Table 2. Flash modules absolute mapping**

| Description                                | Addresses              | Size      |
|--|------------------------|-----------|
| IFLASH sectors                             | 0x00 0000 to 0x08 FFFF | 512 Kbyte |
| XFLASH sectors                             | 0x09 0000 to 0x0D FFFF | 320 Kbyte |
| Registers and Flash internal reserved area | 0x0E 0000 to 0x0E FFFF | 64 Kbyte  |

### 4.2.2 Modules structure

The IFLASH module is composed of two banks. Bank 0 contains 384 Kbyte of program memory divided in 10 sectors. Bank 0 contains also a reserved sector named test-Flash. Bank 1 contains 128 Kbyte of program memory or parameter divided in two sectors (64 Kbyte each).

The XFLASH module is composed of two banks as well. Bank 2 contains 192 Kbyte of program memory divided in three sectors. Bank 3 contains 128 Kbyte of program memory or parameter divided in two sectors (64 Kbyte each).

Addresses from 0x0E 0000 to 0x0E FFFF are reserved for the control register interface and other internal service memory space used by the Flash program/erase controller.

The following tables show the memory mapping of the Flash when it is accessed in read mode ([Table 3](#)), and when accessed in write or erase mode ([Table 2](#)): note that with this second mapping, the first three banks are remapped into code segment 1 (same as obtained when setting bit ROMS1 in SYSCON register).

**Table 3. Flash modules sectorization (read operations)**

| Bank | Description           | Addresses                 | Size  | ST10 bus size  |
|------|-----------------------|---------------------------|-------|----------------|
| B0   | Bank 0 Flash 0 (B0F0) | 0x0000 0000 - 0x0000 1FFF | 8 KB  | 32-bit (I-BUS) |
|      | Bank 0 Flash 1 (B0F1) | 0x0000 2000 - 0x0000 3FFF | 8 KB  |                |
|      | Bank 0 Flash 2 (B0F2) | 0x0000 4000 - 0x0000 5FFF | 8 KB  |                |
|      | Bank 0 Flash 3 (B0F3) | 0x0000 6000 - 0x0000 7FFF | 8 KB  |                |
|      | Bank 0 Flash 4 (B0F4) | 0x0001 8000 - 0x0001 FFFF | 32 KB |                |
|      | Bank 0 Flash 5 (B0F5) | 0x0002 0000 - 0x0002 FFFF | 64 KB |                |
|      | Bank 0 Flash 6 (B0F6) | 0x0003 0000 - 0x0003 FFFF | 64 KB |                |
|      | Bank 0 Flash 7 (B0F7) | 0x0004 0000 - 0x0004 FFFF | 64 KB |                |
|      | Bank 0 Flash 8 (B0F8) | 0x0005 0000 - 0x0005 FFFF | 64 KB |                |
|      | Bank 0 Flash 9 (B0F9) | 0x0006 0000 - 0x0006 FFFF | 64 KB |                |
| B1   | Bank 1 Flash 0 (B1F0) | 0x0007 0000 - 0x0007 FFFF | 64 KB | 32-bit (I-BUS) |
|      | Bank 1 Flash 1 (B1F1) | 0x0008 0000 - 0x0008 FFFF | 64 KB |                |
| B2   | Bank 2 Flash 0 (B2F0) | 0x0009 0000 - 0x0009 FFFF | 64 KB | 16-bit (X-BUS) |
|      | Bank 2 Flash 1 (B2F1) | 0x000A 0000 - 0x000A FFFF | 64 KB |                |
|      | Bank 2 Flash 2 (B2F2) | 0x000B 0000 - 0x000B FFFF | 64 KB |                |
| B3   | Bank 3 Flash 0 (B3F0) | 0x000C 0000 - 0x000C FFFF | 64 KB |                |
|      | Bank 3 Flash 1 (B3F1) | 0x000D 0000 - 0x000D FFFF | 64 KB |                |