



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




## 16-bit MCU with MAC unit, 512 Kbyte Flash memory and 18 Kbyte RAM

Datasheet – production data

### Features

- High performance cpu with dsp functions
  - 16-bit CPU with 4-stage pipeline.
  - 50ns Instruction cycle time at 40MHz CPU clock
  - Multiply/accumulate unit (MAC) 16 x 16-bit multiplication, 40-bit accumulator
  - Repeat unit
  - Enhanced boolean bit manipulation facilities
  - Additional instructions to support hll and operating systems
  - Single-cycle context switching support
- Memory organization
  - 512KB on-chip Flash memory single voltage with erase/program controller
  - 100K erasing/programming cycles
  - 20 year data retention time
  - Up to 16MB linear address space for code and data (5MB with CAN)
  - 2KB on-chip internal ram (IRAM)
  - 16KB extension RAM (XRAM)
- Fast and flexible bus
  - Programmable external bus characteristics for different address ranges
  - 8-bit or 16-bit external data bus
  - Multiplexed or demultiplexed external address/data buses
  - Five programmable chip-select signals
  - Hold-acknowledge bus arbitration support
- Interrupt
  - 8-channel peripheral event controller for single cycle, interrupt driven data transfer
  - 16-priority-level interrupt system with 56 sources, sample-rate down to 25ns
- Two multi-functional general purpose timer units with 5 timers
- Two 16-channel capture/compare units
- A/D converter
  - 2X16-channel 10-bit
  - 4.85µs conversion time
  - One timer for adc channel injection
- 8-channel PWM unit
- Serial channels
  - Synchronous/async serial channel
  - High-speed synchronous channel
- Fail-safe protection
  - Programmable watchdog timer
  - Oscillator watchdog
- Two CAN 2.0b interfaces operating on one or two can busses (30 or 2x15 message objects)
- On-chip bootstrap loader
- Clock generation
  - On-chip PLL
  - Direct or prescaled clock input
- Up to 143 general purpose i/o lines
  - Individually programmable as input, output or special function
  - Programmable threshold (hysteresis)
- Idle and power down modes
- Maximum cpu frequency 40MHz
- Package PBGA 208 balls (23 x 23 x 1.96 mm - pitch 1.27 mm)
- Single voltage supply: 5 V ±10% (embedded regulator for 3.3 V core supply)
- Temperature range: -40°C to 125°C



# Contents

<b>1</b>	<b>Description</b> .....	<b>12</b>
<b>2</b>	<b>Ball data</b> .....	<b>14</b>
<b>3</b>	<b>Functional description</b> .....	<b>26</b>
<b>4</b>	<b>Memory organization</b> .....	<b>27</b>
4.1	Visibility of XBUS peripherals .....	28
<b>5</b>	<b>Internal Flash memory</b> .....	<b>31</b>
5.1	Overview .....	31
5.2	Operational overview .....	31
5.2.1	Read mode .....	31
5.2.2	Instructions and commands .....	32
5.2.3	Status register .....	33
5.2.4	Erase operation .....	33
5.2.5	Erase suspend .....	33
5.2.6	In-system programming .....	33
5.2.7	Read/write protection .....	33
5.2.8	Power supply, reset .....	34
5.3	Architectural description .....	34
5.3.1	Read mode .....	34
5.3.2	Command mode .....	34
5.3.3	Flash Status Register .....	35
5.3.4	Flash Protection Register .....	36
5.3.5	Instructions description .....	36
5.3.6	Reset processing and initial State .....	41
5.4	Flash memory configuration .....	41
5.5	Application examples .....	41
5.5.1	Handling of Flash addresses .....	41
5.5.2	Basic Flash access control .....	42
5.5.3	Programming examples .....	43
5.6	Bootstrap loader .....	46
5.6.1	Entering the bootstrap loader .....	47

	5.6.2	Memory configuration after reset	48
	5.6.3	Loading the startup code	49
	5.6.4	Exiting bootstrap loader mode	50
	5.6.5	Choosing the baud rate for the BSL	50
<b>6</b>		<b>Central Processing Unit (CPU)</b>	<b>52</b>
	6.1	Multiplier-accumulator Unit (MAC)	54
	6.1.1	Features	54
	6.2	Instruction set summary	55
	6.3	MAC coprocessor specific instructions	57
<b>7</b>		<b>External bus controller</b>	<b>62</b>
	7.1	Programmable chip select timing control	63
	7.2	READY programmable polarity	63
<b>8</b>		<b>Interrupt system</b>	<b>66</b>
	8.1	External interrupts	67
	8.2	Interrupt registers and vectors location list	68
	8.3	Interrupt Control Registers	72
	8.4	Exception and error traps list	73
<b>9</b>		<b>Capture/Compare (CAPCOM) units</b>	<b>75</b>
<b>10</b>		<b>General purpose timer unit</b>	<b>78</b>
	10.1	GPT1	78
	10.2	GPT2	79
<b>11</b>		<b>PWM module</b>	<b>81</b>
	11.1	Standard PWM module	81
	11.2	New PWM module: XPWM	81
	11.2.1	Operating modes	83
	11.2.2	XPWM module registers	87
	11.2.3	XPWM Control Registers	89
	11.2.4	Interrupt request generation	90
	11.2.5	XPWM output signals	91
	11.2.6	XPOLAR Register (polarity of the XPWM channel)	92

<b>12</b>	<b>Parallel ports</b> .....	<b>93</b>
12.1	Introduction .....	95
12.1.1	Open drain mode .....	95
12.1.2	Input threshold control .....	96
12.1.3	Output driver control .....	96
12.1.4	Alternate port functions .....	99
12.2	Port 0 .....	100
12.2.1	Alternate functions of Port 0 .....	102
12.3	Port 1 .....	103
12.3.1	Alternate functions of Port 1 .....	104
12.4	Port 2 .....	106
12.4.1	Alternate functions of Port 2 .....	107
12.5	Port 3 .....	111
12.5.1	Alternate functions of Port 3 .....	112
12.6	Port 4 .....	115
12.6.1	Alternate functions of Port 4 .....	116
12.7	Port 5 .....	120
12.7.1	Alternate functions of Port 5 .....	121
12.8	Port 6 .....	124
12.8.1	Alternate functions of Port 6 .....	125
12.9	Port 7 .....	127
12.9.1	Alternate functions of Port 7 .....	128
12.10	Port 8 .....	131
12.10.1	Alternate functions of Port 8 .....	132
12.11	XPort 9 .....	134
12.12	XPort 10 .....	138
12.12.1	Alternate functions of XPort 10 .....	138
12.12.2	New disturb protection on analog inputs .....	139
<b>13</b>	<b>A/D converter</b> .....	<b>140</b>
13.1	A/D converter module .....	140
13.2	Multiplexage of two blocks of 16 analog Inputs .....	140
13.3	XTIMER peripheral (trigger for ADC channel injection) .....	141
13.3.1	Main features .....	142
13.3.2	Register description .....	143

	13.3.3	Block diagram	145
<b>14</b>		<b>Serial channels</b>	<b>148</b>
	14.1	Asynchronous / Synchronous Serial Interface (ASCO)	148
	14.1.1	ASCO in asynchronous mode	149
	14.1.2	ASCO in synchronous mode	151
	14.2	High speed synchronous serial channel (SSC)	152
	14.2.1	Baud rate generation	153
<b>15</b>		<b>CAN modules</b>	<b>155</b>
	15.1	Memory mapping	155
	15.1.1	CAN1	155
	15.1.2	CAN2	155
	15.2	CAN bus configurations	155
	15.2.1	Single CAN bus	156
	15.2.2	Multiple CAN bus	156
	15.3	Register and message object organization	157
	15.4	CAN interrupt handling	160
	15.4.1	Bit timing configuration	162
	15.4.2	Mask registers	163
	15.5	The message object	165
	15.6	Arbitration Registers	168
<b>16</b>		<b>Watchdog timer</b>	<b>169</b>
<b>17</b>		<b>System reset</b>	<b>171</b>
	17.1	Asynchronous reset (long hardware reset)	171
	17.1.1	Power-on reset	171
	17.1.2	Hardware reset	171
	17.1.3	Exit of asynchronous reset state	171
	17.2	Synchronous reset (warm reset)	172
	17.2.1	Exit of synchronous reset state	172
	17.3	Software reset	174
	17.4	Watchdog timer reset	174
	17.5	RSTOUT pin and bidirectional reset	175
	17.6	Reset circuitry	175

<b>18</b>	<b>Power reduction modes</b> .....	<b>180</b>
18.1	Idle mode .....	180
18.2	Power down mode .....	180
18.2.1	Protected power down mode .....	181
18.2.2	Interruptable power down mode .....	181
<b>19</b>	<b>Special function register overview</b> .....	<b>185</b>
19.1	Identification registers .....	194
19.2	System configuration registers .....	196
<b>20</b>	<b>Electrical characteristics</b> .....	<b>205</b>
20.1	Absolute maximum ratings .....	205
20.2	Parameter interpretation .....	205
20.3	DC characteristics .....	205
20.3.1	A/D converter characteristics .....	208
20.3.2	Conversion timing control .....	209
20.4	AC characteristics .....	210
20.4.1	Test waveforms .....	210
20.4.2	Definition of internal timing .....	210
20.4.3	Clock generation modes .....	211
20.4.4	Prescaler operation .....	212
20.4.5	Direct drive .....	212
20.4.6	Oscillator Watchdog (OWD) .....	213
20.4.7	Phase locked loop .....	213
20.4.8	External clock drive XTAL1 .....	214
20.4.9	Memory cycle variables .....	215
20.4.10	Multiplexed bus .....	215
20.4.11	Demultiplexed bus .....	222
20.4.12	CLKOUT and READY .....	227
20.4.13	External bus arbitration .....	229
20.4.14	High-speed synchronous serial interface (SSC) timing .....	231
<b>21</b>	<b>Package information</b> .....	<b>235</b>
21.1	ECOPACK® .....	235
21.2	PBGA 208 (23 x 23 x 1.96 mm) mechanical data .....	235

<b>22</b>	<b>Ordering information</b> .....	<b>237</b>
<b>23</b>	<b>Revision history</b> .....	<b>238</b>



## List of tables

Table 1.	Ball description . . . . .	15
Table 2.	512 Kbyte Flash memory block organization . . . . .	32
Table 3.	Instructions . . . . .	39
Table 4.	Instruction set summary . . . . .	55
Table 5.	MAC coprocessor specific instructions . . . . .	58
Table 6.	Pointer post-modification combinations for IDX <sub>i</sub> and Rwn . . . . .	60
Table 7.	MAC registers referenced as 'CoReg' . . . . .	60
Table 8.	Interrupt sources . . . . .	68
Table 9.	Exceptions or error conditions that can arise during run-time. . . . .	74
Table 10.	Compare modes . . . . .	77
Table 11.	CAPCOM timer input frequencies, resolution and periods . . . . .	77
Table 12.	GPT1 timer input frequencies, resolution and periods . . . . .	79
Table 13.	GPT2 timer input frequencies, resolution and period . . . . .	80
Table 14.	PWM unit frequencies and resolution at 40MHz CPU clock . . . . .	81
Table 15.	XPWM module channel specific register addresses. . . . .	88
Table 16.	XPWM frequency . . . . .	88
Table 17.	POCON registers . . . . .	98
Table 18.	Port 2 alternate function . . . . .	108
Table 19.	Port 3 alternate functions . . . . .	112
Table 20.	Port 4 alternate functions . . . . .	117
Table 21.	Port 5 alternate functions . . . . .	121
Table 22.	Port 6 alternate functions . . . . .	125
Table 23.	Port 7 alternate functions . . . . .	128
Table 24.	Port 8 alternate functions . . . . .	132
Table 25.	XPort 10 alternate functions . . . . .	138
Table 26.	The different counting Modes . . . . .	142
Table 27.	Timer registers mapping . . . . .	145
Table 28.	Commonly used baud rates by reload value and deviation errors . . . . .	150
Table 29.	Commonly used baud rates by reload value and deviation errors . . . . .	152
Table 30.	Synchronous baud rate and reload values . . . . .	154
Table 31.	INTID values and corresponding interrupt sources . . . . .	161
Table 32.	Functions of complementary bit of message control register . . . . .	166
Table 33.	WDTCON bits value on different resets . . . . .	170
Table 34.	WDTREL reload value . . . . .	170
Table 35.	Reset event definition . . . . .	171
Table 36.	PORT0 latched configuration for the different resets . . . . .	178
Table 37.	PORT0 bit latched into the different registers after reset . . . . .	179
Table 38.	Special function registers listed by name . . . . .	185
Table 39.	X registers listed by name . . . . .	192
Table 40.	Stack size selection . . . . .	197
Table 41.	Absolute maximum ratings . . . . .	205
Table 42.	DC characteristics . . . . .	205
Table 43.	A/D converter characteristics . . . . .	208
Table 44.	ADC sampling and conversion timing . . . . .	209
Table 45.	CPU frequency generation . . . . .	211
Table 46.	External clock drive XTAL1. . . . .	214
Table 47.	Memory cycle variables . . . . .	215
Table 48.	Multiplexed bus characteristics . . . . .	215

---

Table 49.	Demultiplexed bus characteristics . . . . .	222
Table 50.	CLKOUT and READY characteristics . . . . .	227
Table 51.	External bus arbitration . . . . .	229
Table 52.	SSC master timing . . . . .	231
Table 53.	SSC slave timing . . . . .	233
Table 54.	PBGA 208 (23 x 23 x 1.96 mm) mechanical data . . . . .	236
Table 55.	Device summary . . . . .	237
Table 56.	Document revision history . . . . .	238

## List of figures

Figure 1.	Logic symbol . . . . .	13
Figure 2.	Ball Configuration (bottom view) . . . . .	14
Figure 3.	Block diagram . . . . .	26
Figure 4.	ST10F280 on-chip memory mapping . . . . .	29
Figure 5.	Bootstrap loader sequence . . . . .	47
Figure 6.	Hardware provisions to activate the BSL . . . . .	49
Figure 7.	Memory configuration after reset . . . . .	49
Figure 8.	Baud rate deviation between host and ST10F280 . . . . .	51
Figure 9.	CPU block diagram (MAC unit not included) . . . . .	52
Figure 10.	MAC unit architecture . . . . .	55
Figure 11.	Chip select delay . . . . .	63
Figure 12.	CAPCOM unit block diagram . . . . .	75
Figure 13.	Block diagram of CAPCOM timers T0 and T7 . . . . .	76
Figure 14.	Block diagram of CAPCOM timers T1 and T . . . . .	76
Figure 15.	Block diagram of GPT1 . . . . .	79
Figure 16.	Block diagram of GPT2 . . . . .	80
Figure 17.	Block diagram of PWM module . . . . .	81
Figure 18.	SFRs and port pins associated with the XPWM module . . . . .	82
Figure 19.	XPWM channel block diagram . . . . .	82
Figure 20.	Operation and output waveform in mode 0 . . . . .	84
Figure 21.	Operation and output waveform in mode 1 . . . . .	85
Figure 22.	Operation and output waveform in burst mode . . . . .	86
Figure 23.	Operation and output waveform in single shot mode . . . . .	87
Figure 24.	XPWM output signal generation . . . . .	91
Figure 25.	SFRs associated with the parallel ports . . . . .	94
Figure 26.	XBUS registers associated with the parallel ports . . . . .	95
Figure 27.	Output drivers in push/pull mode and in open drain mode . . . . .	95
Figure 28.	Hysteresis for special input thresholds . . . . .	96
Figure 29.	Port 0 I/O and alternate functions . . . . .	102
Figure 30.	Block diagram of a Port 0 pin . . . . .	103
Figure 31.	Port 1 I/O and alternate functions . . . . .	105
Figure 32.	Block diagram of a Port 1 pin . . . . .	106
Figure 33.	Port 2 I/O and alternate functions . . . . .	109
Figure 34.	Block diagram of a Port 2 pin . . . . .	110
Figure 35.	Port 3 I/O and alternate functions . . . . .	113
Figure 36.	Block diagram of Port 3 pin with alternate input or alternate output function . . . . .	114
Figure 37.	Block diagram of pins P3.15 (CLKOUT) and P3.12 (BHE/WRH) . . . . .	115
Figure 38.	Port 4 I/O and alternate functions . . . . .	117
Figure 39.	Block diagram of a Port 4 pin . . . . .	118
Figure 40.	Block diagram of P4.4 and P4.5 pins . . . . .	119
Figure 41.	Block diagram of P4.6 and P4.7 pins . . . . .	120
Figure 42.	Port 5 I/O and alternate functions . . . . .	122
Figure 43.	Block diagram of a Port 5 pin . . . . .	122
Figure 44.	Port 6 I/O and alternate functions . . . . .	125
Figure 45.	Block diagram of Port 6 pins with an alternate output function . . . . .	126
Figure 46.	Port 7 I/O and alternate functions . . . . .	129
Figure 47.	Block diagram of Port 7 pins P7.3...P7.0 . . . . .	129
Figure 48.	Block diagram of Port 7 pins P7.7...P7.4 . . . . .	130

Figure 49.	Port 8 I/O and alternate functions . . . . .	132
Figure 50.	Block diagram of Port 8 pins P8.7...P8.0 . . . . .	133
Figure 51.	PORT10 I/O and alternate functions. . . . .	139
Figure 52.	Block diagram . . . . .	141
Figure 53.	XTIMER block diagram . . . . .	145
Figure 54.	XADCINJ timer output . . . . .	146
Figure 55.	External connection for ADC channel injection. . . . .	147
Figure 56.	Asynchronous mode of serial channel ASC0 . . . . .	149
Figure 57.	Synchronous mode of serial channel ASC0 . . . . .	151
Figure 58.	Synchronous serial channel SSC block diagram . . . . .	153
Figure 59.	Single CAN bus multiple interfaces - multiple transceivers. . . . .	156
Figure 60.	Single CAN bus dual interfaces - single transceiver . . . . .	156
Figure 61.	Connection to two different CAN buses (e.g. for gateway application). . . . .	157
Figure 62.	CAN module address map . . . . .	158
Figure 63.	Bit timing definition . . . . .	162
Figure 64.	Message object address map . . . . .	166
Figure 65.	Asynchronous reset timing . . . . .	172
Figure 66.	Synchronous warm reset (short low pulse on RSTIN) . . . . .	173
Figure 67.	Synchronous warm reset (long low pulse on RSTIN) . . . . .	174
Figure 68.	Internal (simplified) reset circuitry . . . . .	177
Figure 69.	Minimum external reset circuitry . . . . .	177
Figure 70.	External reset hardware circuitry . . . . .	178
Figure 71.	External RC circuit on RPD pin for exiting power down mode with external interrupt . . . . .	183
Figure 72.	Simplified power down exit circuitry . . . . .	184
Figure 73.	Power down exit sequence when using an external interrupt (PLL x 2) . . . . .	184
Figure 74.	Supply / idle current as a function of operating frequency . . . . .	207
Figure 75.	Input / output waveforms . . . . .	210
Figure 76.	Float waveforms . . . . .	210
Figure 77.	Generation mechanisms for the CPU clock . . . . .	211
Figure 78.	Approximated maximum PLL Jitter . . . . .	214
Figure 79.	External clock drive XTAL1. . . . .	215
Figure 80.	External memory cycle: multiplexed bus, with / without read / write delay, normal ALE. . . . .	218
Figure 81.	External memory cycle: multiplexed bus, with / without read / write delay, extended ALE . . . . .	219
Figure 82.	External memory cycle: multiplexed bus, with / without read / write delay, normal ALE, read / write chip select . . . . .	220
Figure 83.	External memory cycle: multiplexed bus, with / without read / write delay, extended ALE, read / write chip select . . . . .	221
Figure 84.	External memory cycle: demultiplexed bus, with / without read / write delay, normal ALE . . . . .	224
Figure 85.	External memory cycle: demultiplexed bus, with / without read / write delay, extended ALE . . . . .	225
Figure 86.	External memory cycle: demultiplexed bus, with / without read / write delay, normal ALE, read / write chip select . . . . .	226
Figure 87.	External memory cycle: demultiplexed bus, no read / write delay, extended ALE, read / write chip select. . . . .	227
Figure 88.	CLKOUT and READY . . . . .	229
Figure 89.	External bus arbitration, releasing the bus . . . . .	230
Figure 90.	External bus arbitration, (regaining the bus) . . . . .	231
Figure 91.	SSC master timing . . . . .	232
Figure 92.	SSC slave timing . . . . .	234
Figure 93.	Package outline PBGA 208 (23 x 23 x 1.96 mm) . . . . .	235

# 1 Description


The ST10F280 is a new derivative of the STMicroelectronics® ST10 family of 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 20 million instructions per second) with high peripheral functionality and enhanced I/O-capabilities. It also provides on-chip high-speed single voltage FLASH memory, on-chip high-speed RAM, and clock generation via PLL.

ST10F280 is processed in 0.35µm CMOS technology. The MCU core and the logic is supplied with a 5V to 3.3V on chip voltage regulator. The part is supplied with a single 5V supply and I/Os work at 5V.

The device is upward compatible with the ST10F269 device, with the following set of differences:

- Two supply pins (DC1,DC2) on the PBGA-208 package are used for decoupling the internally generated 3.3V core logic supply. Do not connect these two pins to 5.0V external supply. Instead, these pins should be connected to a decoupling capacitor (ceramic type, value  $\geq 330\text{nF}$ ).
- The A/D Converter characteristics stay identical but 16 new input channel are added. A bit in a new register (XADCMUX) control the multiplexage between the first block of 16 channel (on Port5) and the second block (on XPort10). The conversion result registers stay identical and the software management can determine the block in use. A new dedicated timer controls now the ADC channel injection mode on the input CC31 (P7.7). The output of this timer is visible on a dedicated pin (XADCINJ) to emulate this new functionality.
- A second XPWM peripheral (4 new channels) is added. Four dedicated pins are reserved for the outputs (XPWM[0:3])
- A new general purpose I/O port named XPORT9 (16 bits) is added. Due to the bit addressing management, it will be different from other standard general purpose I/O ports.

Figure 1. Logic symbol



## 2 Ball data

The ST10F280 package is a PBGA of 23 x 23 x 1.96 mm. The pitch of the balls is 1.27 mm. The signal assignment of the 208 balls is described in [Figure 2](#) for the configuration and in [Table 1](#) for the ball signal assignment. This package has 25 additional thermal balls.

**Figure 2. Ball Configuration (bottom view)**

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
U	U1	U2	U3	U4	U5	U6	U7	U8	U9	U10	U11	U12	U13	U14	U15	U16	U17	U
	XP10.15	V <sub>AREF</sub>	V <sub>AGND</sub>	P5.5	P5.9	P5.13	V <sub>SS</sub>	V <sub>DD</sub>	P2.7	V <sub>SS</sub>	DC2	P2.13	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	
T	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16	T17	T
	XP10.14	P5.0	P5.2	P5.4	P5.8	P5.12	P2.0	P2.3	P2.4	P2.8	P2.11	P2.15	P3.1	P3.4	V <sub>SS</sub>	V <sub>SS</sub>	P3.15	
R	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16	R17	R
	XP10.13	XP10.12	P5.1	P5.3	P5.7	P5.11	P5.15	P2.2	P2.6	P2.9	P2.12	P3.0	P3.3	P3.6	P3.8	P3.9	V <sub>SS</sub>	
P	P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	P17	P
	XP10.11	XP10.10	XP10.9	XP10.8	P5.6	P5.10	P5.14	P2.1	P2.5	P2.10	P2.14	P3.2	P3.5	P3.7	P3.11	P3.12	V <sub>DD</sub>	
N	N1	N2	N3	N4										N14	N15	N16	N17	N
	XP10.7	XP10.6	XP10.5	XP10.4										P3.10	V <sub>SS</sub>	P4.0	V <sub>SS</sub>	
M	M1	M2	M3	M4										M14	M15	M16	M17	M
	XP10.3	XP10.2	XP10.1	XP10.0										P3.13	P4.1	P4.3	RPD	
L	L1	L2	L3	L4										L14	L15	L16	L17	L
	V <sub>SS</sub>	P7.7	XADCINL	V <sub>SS</sub>										P4.2	P4.4	P4.5	V <sub>DD</sub>	
K	K1	K2	K3	K4										K14	K15	K16	K17	K
	V <sub>DD</sub>	P7.4	P7.5	P7.6										P4.6	P4.7	V <sub>SS</sub>	V <sub>SS</sub>	
J	J1	J2	J3	J4										J14	J15	J16	J17	J
	P7.3	P7.2	P7.1	P7.0										RD	WR	READY	ALE	
H	H1	H2	H3	H4										H14	H15	H16	H17	H
	V <sub>SS</sub>	P8.7	P8.6	P8.5										P0.2	P0.1	P0.0	E <sub>A</sub>	
G	G1	G2	G3	G4										G14	G15	G16	G17	G
	DC1	P8.4	P8.3	V <sub>SS</sub>										P0.5	P0.4	P0.3	V <sub>DD</sub>	
F	F1	F2	F3	F4										F14	F15	F16	F17	F
	V <sub>SS</sub>	P8.2	P8.1	P6.6										P0.10	P0.8	P0.6	V <sub>SS</sub>	
E	E1	E2	E3	E4										E14	E15	E16	E17	E
	V <sub>DD</sub>	P8.0	P6.5	P6.0										P0.15	P0.12	P0.9	P0.7	
D	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16	D17	D
	P6.7	P6.4	P6.1	xpwm.0	V <sub>SS</sub>	V <sub>SS</sub>	P1.13	P1.9	P1.6	P1.2	XP9.14	XP9.11	XP9.5	XP9.2	XP9.0	P0.13	P0.11	
C	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17	C
	P6.3	xpwm.3	xpwm.1	NMI	P1.14	P1.15	P1.12	P1.8	P1.7	P1.3	P1.0	XP9.13	XP9.10	XP9.6	XP9.3	XP9.1	P0.14	
B	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16	B17	B
	P6.2	xpwm.2	V <sub>SS</sub>	RSTOUT	V <sub>SS</sub>	V <sub>SS</sub>	P1.11	V <sub>SS</sub>	V <sub>SS</sub>	P1.4	P1.1	XP9.15	XP9.12	XP9.9	XP9.7	XP9.4	V <sub>SS</sub>	
A	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16	A17	A
	V <sub>SS</sub>	V <sub>DD</sub>	RSTIN	V <sub>SS</sub>	XTAL1	XTAL2	P1.10	V <sub>SS</sub>	V <sub>DD</sub>	P1.5	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	XP9.8	V <sub>SS</sub>	V <sub>SS</sub>	

Table 1. Ball description

Symbol	Ball number	Type	Function
P6.0 – P6.7		I/O	Port 6 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 6 outputs can be configured as push/pull or open drain drivers. The following Port 6 pins also serve for alternate functions:
	E4	O	P6.0 $\overline{CS0}$ Chip Select 0 Output
	D3	O	P6.1 $\overline{CS1}$ Chip Select 1 Output
	B1	O	P6.2 $\overline{CS2}$ Chip Select 2 Output
	C1	O	P6.3 $\overline{CS3}$ Chip Select 3 Output
	D2	O	P6.4 $\overline{CS4}$ Chip Select 4 Output
	E3	I	P6.5 $\overline{HOLD}$ External Master Hold Request Input
	F4	O	P6.6 $\overline{HLDA}$ Hold Acknowledge Output
	D1	O	P6.7 $\overline{BREQ}$ Bus Request Output
P8.0 – P8.7		I/O	Port 8 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 8 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 8 is selectable (TTL or special). The following Port 8 pins also serve for alternate functions:
	E2	I/O	P8.0 CC16IO CAPCOM2: CC16 Capture Input / Compare Output
	F3	I/O	P8.1 CC17IO CAPCOM2: CC17 Capture Input / Compare Output
	F2	I/O	P8.2 CC18IO CAPCOM2: CC18 Capture Input / Compare Output
	G3	I/O	P8.3 CC19IO CAPCOM2: CC19 Capture Input / Compare Output
	G2	I/O	P8.4 CC20IO CAPCOM2: CC20 Capture Input / Compare Output
	H4	I/O	P8.5 CC21IO CAPCOM2: CC21 Capture Input / Compare Output
	H3	I/O	P8.6 CC22IO CAPCOM2: CC22 Capture Input / Compare Output
	H2	I/O	P8.7 CC23IO CAPCOM2: CC23 Capture Input / Compare Output



Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
P7.0 – P7.7		I/O	Port 7 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 7 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 7 is selectable (TTL or special). The following Port 7 pins also serve for alternate functions:
	J4	O	P7.0 POUT0 PWM Channel 0 Output
	J3	O	P7.1 POUT1 PWM Channel 1 Output
	J2	O	P7.2 POUT2 PWM Channel 2 Output
	J1	O	P7.3 POUT3 PWM Channel 3 Output
	K2	I/O	P7.4 CC28IO CAPCOM2: CC28 Capture Input / Compare Output
	K3	I/O	P7.5 CC29IO CAPCOM2: CC29 Capture Input / Compare Output
	K4	I/O	P7.6 CC30IO CAPCOM2: CC30 Capture Input / Compare Output
	L2	I/O	P7.7 CC31IO CAPCOM2: CC31 Capture Input / Compare Output
XP10.0 – XP10.15		I	XPort 10 is a 16-bit input-only port with Schmitt-Trigger characteristics. The pins of XPort10 also serve as the analog input channels (up to 16) for the A/D converter, where XP10.X equals ANx (Analog input channel x).
	M4	I	XP10.0
	M3	I	XP10.1
	M2	I	XP10.2
	M1	I	XP10.3
	N4	I	XP10.4
	N3	I	XP10.5
	N2	I	XP10.6
	N1	I	XP10.7
	P4	I	XP10.8
	P3	I	XP10.9
	P2	I	XP10.10
	P1	I	XP10.11
	R2	I	XP10.12
	R1	I	XP10.13
	T1	I	XP10.14
U1	I	XP10.15	

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
P5.0 – P5.15		I	Port 5 is a 16-bit input-only port with Schmitt-Trigger characteristics. The pins of Port 5 also serve as the analog input channels (up to 16) for the A/D converter, where P5.x equals ANx (Analog input channel x), or they serve as timer inputs:
	T2	I	P5.0
	R3	I	P5.1
	T3	I	P5.2
	R4	I	P5.3
	T4	I	P5.4
	U4	I	P5.5
	P5	I	P5.6
	R5	I	P5.7
	T5	I	P5.8
	U5	I	P5.9
	P6	I	P5.10 T6EUD GPT2 Timer T6 External Up / Down Control Input
	R6	I	P5.11 T5EUD GPT2 Timer T5 External Up / Down Control Input
	T6	I	P5.12 T6IN GPT2 Timer T6 Count Input
	U6	I	P5.13 T5IN GPT2 Timer T5 Count Input
	P7	I	P5.14 T4EUD GPT1 Timer T4 External Up / Down Control Input
R7	I	P5.15 T2EUD GPT1 Timer T2 External Up / Down Control Input	

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
P2.0 – P2.15		I/O	Port 2 is a 16-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 2 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 2 is selectable (TTL or special). The following Port 2 pins also serve for alternate functions:
	T7	I/O	P2.0 CC0IO CAPCOM: CC0 Capture Input / Compare Output
	P8	I/O	P2.1 CC1IO CAPCOM: CC1 Capture Input / Compare Output
	R8	I/O	P2.2 CC2IO CAPCOM: CC2 Capture Input / Compare Output
	T8	I/O	P2.3 CC3IO CAPCOM: CC3 Capture Input / Compare Output
	T9	I/O	P2.4 CC4IO CAPCOM: CC4 Capture Input / Compare Output
	P9	I/O	P2.5 CC5IO CAPCOM: CC5 Capture Input / Compare Output
	R9	I/O	P2.6 CC6IO CAPCOM: CC6 Capture Input / Compare Output
	U9	I/O	P2.7 CC7IO CAPCOM: CC7 Capture Input / Compare Output
	T10	I/O I	P2.8 CC8IO CAPCOM: CC8 Capture Input / Compare Output, EX0IN Fast External Interrupt 0 Input
	R10	I/O I	P2.9 CC9IO CAPCOM: CC9 Capture Input / Compare Output, EX1IN Fast External Interrupt 1 Input
	P10	I/O I	P2.10 CC10IO CAPCOM: CC10 Capture Input / Compare Output, EX2IN Fast External Interrupt 2 Input
	T11	I/O I	P2.11 CC11IO CAPCOM: CC11 Capture Input / Compare Output, EX3IN Fast External Interrupt 3 Input
	R11	I/O I	P2.12 CC12IO CAPCOM: CC12 Capture Input / Compare Output, EX4IN Fast External Interrupt 4 Input
U12	I/O I	P2.13 CC13IO CAPCOM: CC13 Capture Input / Compare Output, EX5IN Fast External Interrupt 5 Input	
P11	I/O I	P2.14 CC14IO CAPCOM: CC14 Capture Input / Compare Output, EX6IN Fast External Interrupt 6 Input	
T12	I/O I I	P2.15 CC15IO CAPCOM: CC15 Capture Input / Compare Output, EX7IN Fast External Interrupt 7 Input T7IN CAPCOM2 Timer T7 Count Input	

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
P3.0 - P3.13, P3.15		I/O	Port 3 is a 15-bit (P3.14 is missing) bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. Port 3 outputs can be configured as push/pull or open drain drivers. The input threshold of Port 3 is selectable (TTL or special). The following Port 3 pins also serve for alternate functions:
	R12	I	P3.0 T0IN CAPCOM Timer T0 Count Input
	T13	O	P3.1 T6OUT GPT2 Timer T6 Toggle Latch Output
	P12	I	P3.2 CAPIN GPT2 Register CAPREL Capture Input
	R13	O	P3.3 T3OUT GPT1 Timer T3 Toggle Latch Output
	T14	I	P3.4 T3EUD GPT1 Timer T3 External Up / Down Control Input
	P13	I	P3.5 T4IN GPT1 Timer T4 Input for Count / Gate / Reload / Capture
	R14	I	P3.6 T3IN GPT1 Timer T3 Count / Gate Input
	P14	I	P3.7 T2IN GPT1 Timer T2 Input for Count / Gate / Reload / Capture
	R15	I/O	P3.8 MRST SSC Master-Receive / Slave-Transmit I/O
	R16	I/O	P3.9 MTSR SSC Master-Transmit / Slave-Receive O/I
	N14	I/O	P3.10 TxD0 ASC0 Clock / Data Output (Asynchronous / Synchronous)
	P15	O	P3.11 RxD0 ASC0 Data Input (Asynchronous) or I/O (Synchronous)
	P16	O	P3.12 $\overline{\text{BHE}}$ External Memory High Byte Enable Signal, $\overline{\text{WRH}}$ External Memory High Byte Write Strobe
	M14	I/O	P3.13 SCLK SSC Master Clock Output / Slave Clock Input
	T17	O	P3.15 CLKOUT System Clock Output (= CPU Clock)

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
P4.0 – P4.7		I/O	Port 4 is an 8-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. The input threshold is selectable (TTL or special). P4.6 & P4.7 outputs can be configured as push-pull or open-drain drivers. In case of an external bus configuration, Port 4 can be used to output the segment address lines:
	N16	O	P4.0 A16 Least Significant Segment Address Line
	M15	O	P4.1 A17 Segment Address Line
	L14	O	P4.2 A18 Segment Address Line
	M16	O	P4.3 A19 Segment Address Line
	L15	O	P4.4 A20 Segment Address Line
	L16	I	CAN2_RxD CAN2 Receive Data Input
	L16	O	P4.5 A21 Segment Address Line
	L16	I	CAN1_RxD CAN1 Receive Data Input
	K14	O	P4.6 A22 Segment Address Line, CAN_TxD
K15	O	CAN1_TxD CAN1 Transmit Data Output	
K15	O	P4.7 A23 Most Significant Segment Address Line	
K15	O	CAN2_TxD CAN2 Transmit Data Output	
RD	J14	O	External Memory Read Strobe. $\overline{RD}$ is activated for every external instruction or data read access.
$\overline{WR}/\overline{WRL}$	J15	O	External Memory Write Strobe. In $\overline{WR}$ -mode this pin is activated for every external data write access. In $\overline{WRL}$ -mode this pin is activated for low byte data write accesses on a 16-bit bus, and for every data write access on an 8-bit bus. See WRCFG in register SYSCON for mode selection.
$\overline{READY}/\overline{READY}$	J16	I	Ready Input. The active level is programmable. When the Ready function is enabled, the selected inactive level at this pin during an external memory access will force the insertion of memory cycle time waitstates until the pin returns to the selected active level.
ALE	J17	O	Address Latch Enable Output. Can be used for latching the address into external memory or an address latch in the multiplexed bus modes.
EA	H17	I	External Access Enable pin. A low level at this pin during and after Reset forces the ST10F280 to begin instruction execution out of external memory. A high level forces execution out of the internal Flash Memory.

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
PORT0: P0L.0 - P0L.7, P0H.0 - P0H.7			<p>PORT0 consists of the two 8-bit bidirectional I/O ports P0L and P0H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state.</p> <p>In case of an external bus configuration, PORT0 serves as the address (A) and address/data (AD) bus in multiplexed bus modes and as the data (D) bus in demultiplexed bus modes.</p> <p>I/O Demultiplexed bus modes: Data Path Width: 8-bit 16-bit P0L.0 – P0L.7: D0 - D7 D0 - D7 P0H.0 – P0H.7: I/O D8 - D15</p> <p>Multiplexed bus modes: Data Path Width: 8-bit 16-bit P0L.0 – P0L.7: AD0 - AD7 AD0 - AD7 P0H.0 – P0H.7: A8 - A15 AD8 - AD15</p>
	H16	I/O	P0L.0
	H15	I/O	P0L.1
	H14	I/O	P0L.2
	G16	I/O	P0L.3
	G15	I/O	P0L.4
	G14	I/O	P0L.5
	F16	I/O	P0L.6
	E17	I/O	P0L.7
	F15	I/O	P0H.0
	E16	I/O	P0H.1
	F14	I/O	P0H.2
	D17	I/O	P0H.3
	E15	I/O	P0H.4
	D16	I/O	P0H.5
	C17	I/O	P0H.6
	E14	I/O	P0H.7

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
XPORT9.0 - XPORT9.15		I/O	XPort 9 is a 16-bit bidirectional I/O port. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. XPort 9 outputs can be configured as push/pull or open drain drivers.
	D15	I/O	XPORT9.0
	C16	I/O	XPORT9.1
	D14	I/O	XPORT9.2
	C15	I/O	XPORT9.3
	B16	I/O	XPORT9.4
	D13	I/O	XPORT9.5
	C14	I/O	XPORT9.6
	B15	I/O	XPORT9.7
	A15	I/O	XPORT9.8
	B14	I/O	XPORT9.9
	C13	I/O	XPORT9.10
	D12	I/O	XPORT9.11
	B13	I/O	XPORT9.12
	C12	I/O	XPORT9.13
	D11	I/O	XPORT9.14
B12	I/O	XPORT9.15	

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
PORT1: P1L.0 - P1L.7, P1H.0 - P1H.7		I/O	PORT1 consists of the two 8-bit bidirectional I/O ports P1L and P1H. It is bit-wise programmable for input or output via direction bits. For a pin configured as input, the output driver is put into high-impedance state. PORT1 is used as the 16-bit address bus (A) in demultiplexed bus modes and also after switching from a demultiplexed bus mode to a multiplexed bus mode. The following PORT1 pins also serve for alternate functions:
	C11	I/O	P1L.0
	B11	I/O	P1L.1
	D10	I/O	P1L.2
	C10	I/O	P1L.3
	B10	I/O	P1L.4
	A10	I/O	P1L.5
	D9	I/O	P1L.6
	C9	I/O	P1L.7
	C8	I/O	P1H.0
	D8	I/O	P1H.1
	A7	I/O	P1H.2
	B7	I/O	P1H.3
	C7	I	P1H.4 CC24IO CAPCOM2: CC24 Capture Input
	D7	I	P1H.5 CC25IO CAPCOM2: CC25 Capture Input
	C5	I	P1H.6 CC26IO CAPCOM2: CC26 Capture Input
C6	I	P1H.7 CC27IO CAPCOM2: CC27 Capture Input	
XTAL1	A5	I	XTAL1: Input to the oscillator amplifier and input to the internal clock generator
XTAL2	A6	O	XTAL2: Output of the oscillator amplifier circuit. To clock the device from an external source, drive XTAL1, while leaving XTAL2 unconnected. Minimum and maximum high/low and rise/fall times specified in the AC Characteristics must be observed.
RSTIN	A3	I	Reset Input with Schmitt-Trigger characteristics. A low level at this pin for a specified duration while the oscillator is running resets the ST10F280. An internal pull-up resistor permits power-on reset using only a capacitor connected to $V_{SS}$ . In bidirectional reset mode (enabled by setting bit BDRSTEN in SYSCON register), the $\overline{RSTIN}$ line is pulled low for the duration of the internal reset sequence.
RSTOUT	B4	O	Internal Reset Indication Output. This pin is set to a low level when the part is executing either a hardware, a software or a watchdog timer reset. RSTOUT remains low until the EINIT (end of initialization) instruction is executed.



Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
NMI	C4	I	Non-Maskable Interrupt Input. A high to low transition at this pin causes the CPU to vector to the NMI trap routine. If bit PWDCFG = '0' in SYSCON register, when the PWRDN (power down) instruction is executed, the $\overline{\text{NMI}}$ pin must be low in order to force the ST10F280 to go into power down mode. If $\overline{\text{NMI}}$ is high and PWDCFG = '0', when PWRDN is executed, the part will continue to run in normal mode. If not used, pin NMI should be pulled high externally.
XPWM.0	D4	O	XPWM Channel 0 Output
XPWM.1	C3	O	XPWM Channel 1 Output
XPWM.2	B2	O	XPWM Channel 2 Output
XPWM.3	C2	O	XPWM Channel 3 Output
XADCINJ	L3	O	Output trigger for ADC channel injection
V <sub>AREF</sub>	U2	-	Reference voltage for the A/D converter.
V <sub>AGND</sub>	U3	-	Reference ground for the A/D converter.
RPD	M17	I/O	Timing pin for the return from powerdown circuit and synchronous/asynchronous reset selection.
DC1	G1	O	3.3V Decoupling pin: a decoupling capacitor of ~330 nF must be connected between this pin and nearest V <sub>SS</sub> pin.
DC2	U11	O	3.3V Decoupling pin: a decoupling capacitor of ~330 nF must be connected between this pin and V <sub>SS</sub> nearest pin.
V <sub>DD</sub>	A2 A9 A12 A14 E1 K1 U8 U15 P17 L17 G17	-	Digital Supply Voltage: + 5 V during normal operation, idle mode and power down mode

Table 1. Ball description (continued)

Symbol	Ball number	Type	Function
V <sub>SS</sub>	A1	-	Digital ground.
	A4		
	A8		
	A11		
	A13		
	A16		
	A17		
	B3		
	B5		
	B6		
	B8		
	B9		
	B17		
	D5		
	D6		
	F1		
	F17		
	G4		
	H1		
	K16		
	K17		
	L1		
	L4		
	N15		
	N17		
	R17		
	T15		
	T16		
	U7		
	U10		
	U13		
	U14		
U16			
U17			