



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Dynamic NFC/RFID tag IC with 4-Kbit, 16-Kbit or 64-Kbit EEPROM, and Fast Transfer Mode capability

Datasheet - production data



Features

I²C interface

- Two-wire I²C serial interface supports 1MHz protocol
- Single supply voltage: 1.8V to 5.5V
- Multiple byte write programing (up to 256 bytes)

Contactless interface

- Based on ISO/IEC 15693 and NFC Forum Type 5 tag
- Supports all ISO/IEC 15693 modulations, coding, subcarrier modes and data rates
- Custom Fast read access up to 53 Kbit/s
- Single and multiple blocks read⁽¹⁾
- Single and multiple blocks write⁽¹⁾ (up to 4)
- Internal tuning capacitance: 28.5 pF

Memory

- Up to 64-kbytes of EEPROM (depending on version)
- I²C interface accesses bytes
- RF interface accesses blocks of 4 bytes
- Write time:
 - From I²C: typical 5ms for 1 byte
 - From RF: typical 5ms for 1 block
- Data retention: 40 years
- Write cycles endurance:
 - 1 million write cycles at 25 °C
 - 600k write cycles at 85 °C

Fast Transfer Mode

- Fast data transfer between I²C and RF interfaces
- Half-duplex 256-byte dedicated buffer

Energy harvesting

- Analog output pin to power external components

Data protection

- User memory: 1 to 4 configurable areas, protectable in read and/or write by three 64-bit passwords in RF and one 64-bit password in I²C
- System configuration: protected in write by a 64-bit password in RF and a 64-bit password in I²C

GPO

- Interruption pin configurable on multiple RF events (field change, memory write, activity, Fast Transfer end, user set/reset/pulse)
- Open Drain or CMOS output (depending on version)

Low power mode⁽²⁾

- Input pin to trigger low power mode

RF management

- RF command interpreter enabled/disabled from I²C host controller

Temperature range

- From - 40 to 85 °C

Package

- 8-pin and 12-pin packages
- ECOPACK2® (RoHS compliant)

Table 1. Device summary

Reference	Part number
ST25DVxxx	ST25DV04K
	ST25DV16K
	ST25DV64K

1. Same for Extended commands.

2. 12-pin package only.

Contents

1	Description	17
1.1	ST25DVxxx block diagram	17
1.2	ST25DVxxx packaging	18
2	Signal descriptions	20
2.1	Serial link (SCL, SDA)	20
2.1.1	Serial clock (SCL)	20
2.1.2	Serial data (SDA)	20
2.2	Power control (V_{CC} , LPD, V_{SS})	20
2.2.1	Supply voltage (V_{CC})	20
2.2.2	Low Power Down (LPD)	20
2.2.3	Ground (V_{SS})	20
2.3	RF link (AC0 AC1)	21
2.3.1	Antenna coil (AC0, AC1)	21
2.4	Process control (V_{DCG} , GPO)	21
2.4.1	Driver Supply voltage (V_{DCG})	21
2.4.2	General purpose output (GPO)	21
2.5	Energy harvesting analog output (V_{EH})	21
3	Power management	22
3.1	Wired interface	22
3.2	Contactless interface	23
4	Memory management	24
4.1	Memory organization overview	24
4.2	User memory	25
4.2.1	User memory areas	27
4.3	System configuration area	31
4.4	Dynamic configuration	34
4.5	Fast Transfer Mode mailbox	35
5	ST25DVxxx specific features	36
5.1	Fast transfer mode (FTM)	37

5.1.1	Fast Transfer Mode registers	37
5.1.2	Fast Transfer Mode usage	39
5.2	GPO	44
5.2.1	ST25DVxxx interrupt capabilities on RF events	44
5.2.2	GPO and power supply	52
5.2.3	GPO registers	53
5.2.4	Configuring GPO	57
5.3	Energy Harvesting (EH)	59
5.3.1	Energy harvesting registers	59
5.3.2	Energy harvesting feature description	60
5.3.3	EH delivery state diagram	61
5.3.4	EH delivery sequence	62
5.4	RF management feature	63
5.4.1	RF management registers	63
5.4.2	RF management feature description	63
5.5	Interface Arbitration	65
5.6	Data Protection	66
5.6.1	Data protection registers	66
5.6.2	Passwords and security sessions	75
5.6.3	User memory protection	78
5.6.4	System memory protection	80
5.7	Device Parameter Registers	80
6	I²C operation	85
6.1	I ² C protocol	85
6.1.1	Start condition	85
6.1.2	Stop condition	86
6.1.3	Acknowledge bit (ACK)	86
6.1.4	Data input	86
6.2	I ² C timeout	86
6.2.1	I ² C timeout on Start condition	86
6.2.2	I ² C timeout on clock period	87
6.3	Device addressing	87
6.4	I ² C Write operations	88
6.4.1	I ² C Byte write	89
6.4.2	I ² C Sequential write	89

6.4.3	Minimizing system delays by polling on ACK	90
6.5	I ² C read operations	92
6.5.1	Random Address Read	92
6.5.2	Current Address Read	92
6.5.3	Sequential Read access	93
6.5.4	Acknowledge in Read mode	94
6.6	I ² C password management	95
6.6.1	I ² C present password command description	95
6.6.2	I ² C write password command description	96
7	RF operations	97
7.1	RF communication	97
7.1.1	Access to a ISO/IEC 15693 device	97
7.2	RF communication and energy harvesting	98
7.3	Fast Transfer Mode mailbox access in RF	98
7.4	RF protocol description	98
7.4.1	Protocol description	98
7.4.2	ST25DVxxx states referring to RF protocol	99
7.4.3	Modes	101
7.4.4	Request format	101
7.4.5	Request flags	101
7.4.6	Response format	103
7.4.7	Response flags	103
7.4.8	Response and error code	104
7.5	Timing definition	104
7.6	RF Commands	106
7.6.1	RF command code list	106
7.6.2	Command codes list	108
7.6.3	General Command Rules	109
7.6.4	Inventory	109
7.6.5	Stay Quiet	110
7.6.6	Read Single Block	111
7.6.7	Extended Read Single Block	112
7.6.8	Write Single Block	113
7.6.9	Extended Write Single Block	115
7.6.10	Lock block	116

7.6.11	Extended Lock block	118
7.6.12	Read Multiple Blocks	119
7.6.13	Extended Read Multiple Blocks	121
7.6.14	Write Multiple Blocks	122
7.6.15	Extended Write Multiple Blocks	124
7.6.16	Select	125
7.6.17	Reset to Ready	126
7.6.18	Write AFI	128
7.6.19	Lock AFI	129
7.6.20	Write DSFID	130
7.6.21	Lock DSFID	131
7.6.22	Get System Info	132
7.6.23	Extended Get System Info	134
7.6.24	Get Multiple Block Security Status	138
7.6.25	Extended Get Multiple Block Security Status	139
7.6.26	Read Configuration	141
7.6.27	Write Configuration	142
7.6.28	Read Dynamic Configuration	144
7.6.29	Write Dynamic Configuration	145
7.6.30	Manage GPO	146
7.6.31	Write Message	148
7.6.32	Read Message Length	149
7.6.33	Read Message	150
7.6.34	Fast Read Message	151
7.6.35	Write Password	152
7.6.36	Present Password	154
7.6.37	Fast Read Single Block	155
7.6.38	Fast Extended Read Single Block	156
7.6.39	Fast Read Multiple Blocks	158
7.6.40	Fast Extended Read Multiple Block	160
7.6.41	Fast Write Message	162
7.6.42	Fast Read Message Length	163
7.6.43	Fast Read Dynamic Configuration	164
7.6.44	Fast Write Dynamic Configuration	165
8	Unique identifier (UID)	167

9	Device parameters	168
9.1	Maximum rating	168
9.2	I ² C DC and AC parameters	169
9.3	GPO Characteristics	174
9.4	RF electrical parameters	175
10	Package information	178
10.1	SO8N package information	178
10.2	TSSOP8 package information	179
10.3	UFDFN8 package information	181
10.4	UFDFPN12 package information	183
11	Part numbering	184
Appendix A Bit representation and coding for fast commands		185
A.1	Bit coding using one subcarrier	185
A.1.1	High data rate	185
A.1.2	Low data rate	185
A.2	ST25DVxxx to VCD frames	186
A.3	SOF when using one subcarrier	186
A.3.1	High data rate	186
A.3.2	Low data rate	186
A.4	EOF when using one subcarrier	187
A.4.1	High data rate	187
A.4.2	Low data rate	187
Appendix B I²C sequences		188
B.1	Device select codes	188
B.2	I ² C Byte writing and polling	188
B.2.1	I ² C byte write in user memory	188
B.2.2	I ² C byte writing in dynamic registers and polling	190
B.2.3	I ² C byte write in mailbox and polling	191
B.2.4	I ² C byte write and polling in system memory	192
B.3	I ² C sequential writing and polling	194
B.3.1	I ² C sequential write in user memory and polling	194

B.3.2	I ² C sequential write in mailbox and polling	196
B.4	I ² C Read current address	197
B.4.1	I ² C current address read in User memory	197
B.5	I ² C random address read	198
B.5.1	I ² C random address read in system memory	198
B.5.2	I ² C Random address read in system memory	199
B.5.3	I ² C Random address read in dynamic registers	199
B.6	I ² C sequential read	200
B.6.1	I ² C sequential read in user memory	200
B.6.2	I ² C sequential read in system memory	202
B.6.3	I ² C sequential read in dynamic registers	203
B.6.4	I ² C sequential read in mailbox	205
B.7	I ² C password relative sequences	207
B.7.1	I ² C write password	207
B.7.2	I ² C present password	208
Revision history	210

List of tables

Table 1.	Device summary	1
Table 2.	Signal names	18
Table 3.	User memory as seen by RF and by I2C	26
Table 4.	Maximum user memory Block and Byte addresses and ENDAi value	28
Table 5.	Areas and limit calculation from ENDAi registers	28
Table 6.	ENDA1	30
Table 7.	ENDA2	31
Table 8.	ENDA3	31
Table 9.	System configuration memory map	32
Table 10.	Dynamic registers memory map	34
Table 11.	Fast Transfer Mode mailbox memory map	35
Table 12.	MB_MODE	37
Table 13.	MB_WDG	38
Table 14.	MB_CTRL_Dyn	38
Table 15.	MB_LEN_Dyn	39
Table 16.	FIELD_CHANGE when RF is disabled or in sleep mode	48
Table 17.	GPO interrupt capabilities in function of RF field	53
Table 18.	GPO interrupt capabilities in function of VCC power supply	53
Table 19.	GPO	54
Table 20.	IT_TIME	55
Table 21.	GPO_CTRL_Dyn	55
Table 22.	IT_STS_Dyn	57
Table 23.	Enabling or disabling GPO interruptions	58
Table 24.	EH_MODE	59
Table 25.	EH_CTRL_Dyn	59
Table 26.	Energy harvesting at power-up	60
Table 27.	RF_MNGT	63
Table 28.	RF_MNGT_Dyn	63
Table 29.	RFA1SS	66
Table 30.	RFA2SS	67
Table 31.	RFA3SS	68
Table 32.	RFA4SS	69
Table 33.	I2CSS	70
Table 34.	LOCK_CCFILE	71
Table 35.	LOCK_CFG	72
Table 36.	I2C_PWD	72
Table 37.	RF_PWD_0	73
Table 38.	RF_PWD_1	73
Table 39.	RF_PWD_2	74
Table 40.	RF_PWD_3	74
Table 41.	I2C_SSO_Dyn	75
Table 42.	Security session type	75
Table 43.	LOCK_DSFID	80
Table 44.	LOCK_AFI	81
Table 45.	DSFID	81
Table 46.	AFI	82
Table 47.	MEM_SIZE	82
Table 48.	BLK_SIZE	83

Table 49.	IC_REF	83
Table 50.	UID	84
Table 51.	IC_REV	84
Table 52.	Device select code	87
Table 53.	Operating modes	88
Table 54.	Address most significant byte	88
Table 55.	Address least significant byte	88
Table 56.	ST25DVxxx response depending on Request_flags	100
Table 57.	General request format	101
Table 58.	Definition of request flags 1 to 4	102
Table 59.	Request flags 5 to 8 when inventory_flag, Bit 3 = 0	102
Table 60.	Request flags 5 to 8 when inventory_flag, Bit 3 = 1	103
Table 61.	General response format	103
Table 62.	Definitions of response flags 1 to 8	103
Table 63.	Response error code definition	104
Table 64.	Timing values	105
Table 65.	Command codes	108
Table 66.	Inventory request format	109
Table 67.	Inventory response format	109
Table 68.	Stay Quiet request format	110
Table 69.	Read Single Block request format	111
Table 70.	Read Single Block response format when Error_flag is NOT set	111
Table 71.	Block security status	111
Table 72.	Read Single Block response format when Error_flag is set	112
Table 73.	Extended Read Single Block request format	112
Table 74.	Extended Read Single Block response format when Error_flag is NOT set	113
Table 75.	Block security status	113
Table 76.	Extended Read Single Block response format when Error_flag is set	113
Table 77.	Write Single Block request format	114
Table 78.	Write Single Block response format when Error_flag is NOT set	114
Table 79.	Write Single Block response format when Error_flag is set	114
Table 80.	Extended Write Single request format	115
Table 81.	Extended Write Single response format when Error_flag is NOT set	115
Table 82.	Extended Write Single response format when Error_flag is set	116
Table 83.	Lock block request format	116
Table 84.	Lock block response format when Error_flag is NOT set	117
Table 85.	Lock single block response format when Error_flag is set	117
Table 86.	Extended Lock block request format	118
Table 87.	Extended Lock block response format when Error_flag is NOT set	118
Table 88.	Extended Lock block response format when Error_flag is set	119
Table 89.	Read Multiple Block request format	119
Table 90.	Read Multiple Block response format when Error_flag is NOT set	120
Table 91.	Block security status	120
Table 92.	Read Multiple Block response format when Error_flag is set	120
Table 93.	Extended Read Multiple Block request format	121
Table 94.	Extended Read Multiple Block response format when Error_flag is NOT set	121
Table 95.	Block security status	122
Table 96.	Extended Read Multiple Block response format when Error_flag is set	122
Table 97.	Write Multiple Block request format	123
Table 98.	Write Multiple Block response format when Error_flag is NOT set	123
Table 99.	Write Multiple Block response format when Error_flag is set	123
Table 100.	Extended Write Multiple Block request format	124

Table 101.	Extended Write Multiple Block response format when Error_flag is NOT set.....	125
Table 102.	Extended Write Multiple Block response format when Error_flag is set.....	125
Table 103.	Select request format	126
Table 104.	Select Block response format when Error_flag is NOT set.....	126
Table 105.	Select response format when Error_flag is set.....	126
Table 106.	Reset to Ready request format.....	127
Table 107.	Reset to Ready response format when Error_flag is NOT set	127
Table 108.	Reset to ready response format when Error_flag is set	127
Table 109.	Write AFI request format.....	128
Table 110.	Write AFI response format when Error_flag is NOT set	128
Table 111.	Write AFI response format when Error_flag is set	128
Table 112.	Lock AFI request format	129
Table 113.	Lock AFI response format when Error_flag is NOT set	129
Table 114.	Lock AFI response format when Error_flag is set.....	129
Table 115.	Write DSFID request format	130
Table 116.	Write DSFID response format when Error_flag is NOT set	130
Table 117.	Write DSFID response format when Error_flag is set.....	131
Table 118.	Lock DSFID request format	131
Table 119.	Lock DSFID response format when Error_flag is NOT set	132
Table 120.	Lock DSFID response format when Error_flag is set	132
Table 121.	Get System Info request format	132
Table 122.	Get System Info response format Error_flag is NOT set	133
Table 123.	Get System Info response format when Error_flag is set.....	133
Table 124.	Extended Get System Info request format	134
Table 125.	Parameter request list.....	134
Table 126.	Extended Get System Info response format when Error_flag is NOT set.....	134
Table 127.	Response Information Flag.....	135
Table 128.	Response other field: ST25DVxxx VICC memory size.....	135
Table 129.	Response other field: ST25DVxxx IC Ref.....	136
Table 130.	Response other field: ST25DVxxx VICC command list	136
Table 131.	Response other field: ST25DVxxx VICC command list Byte 1.....	136
Table 132.	Response other field: ST25DVxxx VICC command list Byte 2.....	136
Table 133.	Response other field: ST25DVxxx VICC command list Byte 3.....	137
Table 134.	Response other field: ST25DVxxx VICC command list Byte 4.....	137
Table 135.	Extended Get System Info response format when Error_flag is set.....	137
Table 136.	Get Multiple Block Security Status request format	138
Table 137.	Get Multiple Block Security Status response format when Error_flag is NOT set	138
Table 138.	Block security status.....	139
Table 139.	Get Multiple Block Security Status response format when Error_flag is set.....	139
Table 140.	Extended Get Multiple Block Security Status request format	139
Table 141.	Extended Get Multiple Block Security Status response format when Error_flags NOT set	140
Table 142.	Block security status.....	140
Table 143.	Extended Get Multiple Block Security Status response format when Error_flag is set	140
Table 144.	Read Configuration request format.....	141
Table 145.	Read Configuration response format when Error_flag is NOT set	141
Table 146.	Read Configuration response format when Error_flag is set	141
Table 147.	Write Configuration request format.....	142
Table 148.	Write Configuration response format when Error_flag is NOT set	143
Table 149.	Write Configuration response format when Error_flag is set	143

Table 150.	Read Dynamic Configuration request format	144
Table 151.	Read Dynamic Configuration response format when Error_flag is NOT set	144
Table 152.	Read Dynamic Configuration response format when Error_flag is set	144
Table 153.	Write Dynamic Configuration request format	145
Table 154.	Write Dynamic Configuration response format when Error_flag is NOT set	145
Table 155.	Write Dynamic Configuration response format when Error_flag is set	145
Table 156.	ManageGPO request format	146
Table 157.	GPOVAL	147
Table 158.	ManageGPO response format when Error_flag is NOT set	147
Table 159.	ManageGPO response format when Error_flag is set	147
Table 160.	Write Message request format	148
Table 161.	Write Message response format when Error_flag is NOT set	148
Table 162.	Write Message response format when Error_flag is set	148
Table 163.	Read Message Length request format	149
Table 164.	Read Message Length response format when Error_flag is NOT set	149
Table 165.	Read Message Length response format when Error_flag is set	149
Table 166.	Read Message request format	150
Table 167.	Read Message response format when Error_flag is NOT set	150
Table 168.	Write Password request format	152
Table 169.	Write Password response format when Error_flag is NOT set	153
Table 170.	Write Password response format when Error_flag is set	153
Table 171.	Present Password request format	154
Table 172.	Present Password response format when Error_flag is NOT set	154
Table 173.	Present Password response format when Error_flag is set	155
Table 174.	Fast Read Single Block request format	155
Table 175.	Fast Read Single Block response format when Error_flag is NOT set	156
Table 176.	Block security status	156
Table 177.	Fast Read Single Block response format when Error_flag is set	156
Table 178.	Fast Extended Read Single Block request format	157
Table 179.	Fast Extended Read Single Block response format when Error_flag is NOT set	157
Table 180.	Block security status	157
Table 181.	Fast Extended Read Single Block response format when Error_flag is set	157
Table 182.	Fast Read Multiple Block request format	158
Table 183.	Fast Read Multiple Block response format when Error_flag is NOT set	159
Table 184.	Block security status if Option_flag is set	159
Table 185.	Fast Read Multiple Block response format when Error_flag is set	159
Table 186.	Fast Extended Read Multiple Block request format	160
Table 187.	Fast Extended Read Multiple Block response format when Error_flag is NOT set	161
Table 188.	Block security status if Option_flag is set	161
Table 189.	Fast Read Multiple Block response format when Error_flag is set	161
Table 190.	Fast Write Message request format	162
Table 191.	Fast Write Message response format when Error_flag is NOT set	162
Table 192.	Fast Write Message response format when Error_flag is set	162
Table 193.	Fast Read Message Length request format	163
Table 194.	Fast Read Message Length response format when Error_flag is NOT set	163
Table 195.	Fast Read Message Length response format when Error_flag is set	163
Table 196.	Fast Read Dynamic Configuration request format	164
Table 197.	Fast Read Dynamic Configuration response format when Error_flag is NOT set	164

Table 198.	Fast Read Dynamic Configuration response format when Error_flag is set	165
Table 199.	Fast Write Dynamic Configuration request format	165
Table 200.	Fast Write Dynamic Configuration response format when Error_flag is NOT set	166
Table 201.	Fast Write Dynamic Configuration response format when Error_flag is set	166
Table 202.	UID format	167
Table 203.	Absolute maximum ratings	168
Table 204.	I ² C operating conditions	169
Table 205.	AC test measurement conditions	169
Table 206.	Input parameters	169
Table 207.	I ² C DC characteristics	170
Table 208.	I ² C AC characteristics	172
Table 209.	GPO DC characteristics	174
Table 210.	GPO AC characteristics	175
Table 211.	RF characteristics	175
Table 212.	Operating conditions	176
Table 213.	SO8N – 8-lead plastic small outline, 150 mils body width, package mechanical data	178
Table 214.	TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch, package mechanical data	179
Table 215.	UFDFN8 - 8-lead, 2 x 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package mechanical data	181
Table 216.	UFDFPN12 - 12-lead, 3x3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package mechanical data	183
Table 217.	Ordering information scheme for packaged devices	184
Table 218.	ST25DVxxx Device select usage	188
Table 219.	Byte Write in user memory when write operation allowed	188
Table 220.	Polling during programming after byte writing in user memory	189
Table 221.	Byte Write in user memory when write operation is not allowed	189
Table 222.	Byte Write in Dynamic Register (if not Read Only)	190
Table 223.	Polling during programming after byte write in Dynamic Register	190
Table 224.	Byte Write in Dynamic Register if Read Only	190
Table 225.	Byte Write in mailbox when mailbox is free from RF message and Fast transfer Mode is activated	191
Table 226.	Byte Write in mailbox when mailbox is not free from RF message Fast transfer Mode is not activated	192
Table 227.	Byte Write in System memory if I ² C security session is open and register is not RO	192
Table 228.	Polling during programing after byte write in System memory if I ² C security session is open and register is not RO	193
Table 229.	Byte Write in System memory if I ² C security session is closed or register is RO	193
Table 230.	Sequential write User memory when write operation allowed and all bytes belong to same area	194
Table 231.	Polling during programing after sequential write in User memory when write operation allowed and all bytes belong to same area	194
Table 232.	Sequential write in User memory when write operation allowed and crossing over area border	195
Table 233.	Polling during programing after sequential write in User memory when write operation allowed and crossing over area border	196
Table 234.	Sequential write in mailbox when mailbox is free from RF message and Fast transfer Mode is activated	196

Table 235.	Polling during programing after sequential write in mailbox	197
Table 236.	Current byte Read in User memory if read operation allowed (depending on area protection and RF user security session)	197
Table 237.	Current Read in User memory if read operation not allowed (depending on area protection and RF user security session)	197
Table 238.	Random byte read in User memory if read operation allowed (depending on area protection and RF user security session)	198
Table 239.	Random byte read in User memory if operation not allowed (depending on area protection and RF user security)	198
Table 240.	Byte Read System memory (Static register or I ² C Password after a valid Present I ² C Password)	199
Table 241.	Random byte read in Dynamic registers.	199
Table 242.	Sequential Read User memory if read operation allowed (depending on area protection and RF user security session) and all bytes belong to the same area	200
Table 243.	Sequential Read User memory if read operation allowed (depending on area protection and RF user security session) but crossing area border.	200
Table 244.	Sequential Read User memory if read operation allowed (depending on area protection and RF user security session)	201
Table 245.	Sequential in Read System memory (I ² C security session open if reading I ² C_PWD).	202
Table 246.	Sequential Read system memory when access is not granted (I ² C password I ² C_PWD).	203
Table 247.	Sequential read in dynamic register	203
Table 248.	Sequential read in Dynamic register and mailbox continuously if Fast Transfer Mode is activated.	204
Table 249.	Sequential in mailbox if Fast Transfer Mode is activated	205
Table 250.	Sequential read in mailbox if Fast Transfer Mode is not activated	206
Table 251.	Write Password when I ² C security session is already open and Fast Transfer Mode is not activated	207
Table 252.	Write Password when I ² C security session is not open or Fast Transfer Mode activated.	208
Table 253.	Document revision history	210

List of figures

Figure 1.	ST25DVxxx block diagram	17
Figure 2.	ST25DVxxx 8-pin packages connections with Open drain Interruption Output	18
Figure 3.	ST25DVxxx 12-pin package connections with Cmos Interrupt Output (GPO)	19
Figure 4.	ST25DVxxx Power-Up sequence (No RF field, LPD pin tied to Vss or package without LPD pin)	22
Figure 5.	ST25DVxxx RF Power Up sequence (No DC supply)	23
Figure 6.	Memory organization	25
Figure 7.	ST25DVxxx user memory areas.	27
Figure 8.	RF to I ² C fast transfer mode operation.	40
Figure 9.	I ² C to RF fast transfer mode operation.	41
Figure 10.	Fast Transfer Mode mailbox access management.	43
Figure 11.	RF_USER chronogram.	45
Figure 12.	RF_ACTIVITY chronogram.	46
Figure 13.	RF_INTERRUPT chronogram	47
Figure 14.	FIELD_CHANGE chronogram	48
Figure 15.	RF_PUT_MSG chronogram	49
Figure 16.	RF_GET_MSG chronogram	50
Figure 17.	RF_WRITE chronogram	52
Figure 18.	EH delivery state diagram.	61
Figure 19.	ST25DVxxx Energy Harvesting Delivery Sequence.	62
Figure 20.	ST25DVxxx, Arbitration between RF and I ² C.	65
Figure 21.	RF security sessions management.	77
Figure 22.	I ² C security sessions management	78
Figure 23.	I ² C bus protocol	85
Figure 24.	I ² C timeout on Start condition	87
Figure 25.	Write mode sequences when write is not inhibited.	90
Figure 26.	Write mode sequences when write is inhibited.	90
Figure 27.	Write cycle polling flowchart using ACK	91
Figure 28.	Read mode sequences.	93
Figure 29.	I ² C Present Password Sequence	95
Figure 30.	I ² C Write Password Sequence	96
Figure 31.	ST25DVxxx protocol timing	99
Figure 32.	ST25DVxxx state transition diagram	100
Figure 33.	Stay Quiet frame exchange between VCD and ST25DVxxx	111
Figure 34.	Read Single Block frame exchange between VCD and ST25DVxxx	112
Figure 35.	Extended Read Single Block frame exchange between VCD and ST25DVxxx	113
Figure 36.	Write Single Block frame exchange between VCD and ST25DVxxx	115
Figure 37.	Extended Write Single frame exchange between VCD and ST25DVxxx	116
Figure 38.	Lock single block frame exchange between VCD and ST25DVxxx	118
Figure 39.	Extended Lock block frame exchange between VCD and ST25DVxxx	119
Figure 40.	Read Multiple Block frame exchange between VCD and ST25DVxxx	121
Figure 41.	Extended Read Multiple Block frame exchange between VCD and ST25DVxxx	122
Figure 42.	Write Multiple Block frame exchange between VCD and ST25DVxxx	124
Figure 43.	Extended Write Multiple Block frame exchange between VCD and ST25DVxxx	125
Figure 44.	Select frame exchange between VCD and ST25DVxxx.	126
Figure 45.	Reset to Ready frame exchange between VCD and ST25DVxxx	127

Figure 46.	Write AFI frame exchange between VCD and ST25DVxxx	129
Figure 47.	Lock AFI frame exchange between VCD and ST25DVxxx.	130
Figure 48.	Write DSFID frame exchange between VCD and ST25DVxxx.	131
Figure 49.	Lock DSFID frame exchange between VCD and ST25DVxxx	132
Figure 50.	Get System Info frame exchange between VCD and ST25DVxxx.	133
Figure 51.	Extended Get System Info frame exchange between VCD and ST25DVxxx.	138
Figure 52.	Get Multiple Block Security Status frame exchange between VCD and ST25DVxxx	139
Figure 53.	Extended Get Multiple Block Security Status frame exchange between VCD and ST25DVxxx.	141
Figure 54.	Read Configuration frame exchange between VCD and ST25DVxxx	142
Figure 55.	Write Configuration frame exchange between VCD and ST25DVxxx	143
Figure 56.	Read Dynamic Configuration frame exchange between VCD and ST25DVxxx	145
Figure 57.	Write Dynamic Configuration frame exchange between VCD and ST25DVxxx	146
Figure 58.	ManageGPO frame exchange between VCD and ST25DVxxx	147
Figure 59.	Write Message frame exchange between VCD and ST25DVxxx	149
Figure 60.	Read Message Length frame exchange between VCD and ST25DVxxx.	150
Figure 61.	Read Message frame exchange between VCD and ST25DVxxx.	151
Figure 62.	Fast Read Message frame exchange between VCD and ST25DVxxx.	152
Figure 63.	Write Password frame exchange between VCD and ST25DVxxx	154
Figure 64.	Present Password frame exchange between VCD and ST25DVxxx	155
Figure 65.	Fast Read Single Block frame exchange between VCD and ST25DVxxx	156
Figure 66.	Fast Extended Read Single Block frame exchange between VCD and ST25DVxxx.	158
Figure 67.	Fast Read Multiple Block frame exchange between VCD and ST25DVxxx.	160
Figure 68.	Fast Extended Read Multiple Block frame exchange between VCD and ST25DVxxx	161
Figure 69.	Fast Write Message frame exchange between VCD and ST25DVxxx	163
Figure 70.	Fast Read Message Length frame exchange between VCD and ST25DVxxx.	164
Figure 71.	Fast Read Dynamic Configuration frame exchange between VCD and ST25DVxxx.	165
Figure 72.	Fast Write Dynamic Configuration frame exchange between VCD and ST25DVxxx.	166
Figure 73.	AC test measurement I/O waveform.	169
Figure 74.	I ² C AC waveforms	173
Figure 75.	I ² C Fast mode ($f_C = 1$ MHz): maximum R_{bus} value versus bus parasitic capacitance (C_{bus})	174
Figure 76.	ASK modulated signal	177
Figure 77.	SO8N – 8-lead plastic small outline, 150 mils body width, package outline	178
Figure 78.	TSSOP8 – 8-lead thin shrink small outline, 3 x 4.4 mm, 0.5 mm pitch, package outline.	179
Figure 79.	UFDFN8 - 8-lead, 2 x 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package outline	181
Figure 80.	UFDFPN12 - 12-lead, 3x3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package outline	183
Figure 81.	Logic 0, high data rate, fast commands	185
Figure 82.	Logic 1, high data rate, fast commands	185
Figure 83.	Logic 0, low data rate, fast commands	185
Figure 84.	Logic 1, low data rate, fast commands	186

Figure 85.	Start of frame, high data rate, one subcarrier, fast commands	186
Figure 86.	Start of frame, low data rate, one subcarrier, fast commands	186
Figure 87.	End of frame, high data rate, one subcarrier, fast commands	187
Figure 88.	End of frame, low data rate, one subcarrier, fast commands	187

1 Description

The ST25DVxxx device is a NFC RFID Tag offering 4 Kbit, 16 Kbit, and 64 Kbit of electrically erasable programmable memory (EEPROM). ST25DVxxx offers two interfaces. The first one is an I²C serial link and can be operated from a DC power supply. The second one is a RF link activated when ST25DVxxx acts as a contactless memory powered by the received carrier electromagnetic wave.

In I²C mode, the ST25DVxxx user memory contains up to 8192 bytes, which could be split in 4 flexible and protectable areas.

In RF mode, following ISO/IEC 15693 or NFC forum type 5 recommendations, ST25DVxxx user memory contains up to 2048 blocks of 4 bytes which could be split in 4 flexible and protectable areas.


ST25DVxxx offers a fast transfer mode between the RF and contact worlds, thanks to a 256 bytes volatile buffer (also called Mailbox).

In addition, the GPO pin of the ST25DVxxx provides data informing the contact world about incoming events, like RF field detection, RF activity in progress or mailbox message availability.

An energy harvesting feature is also proposed when external conditions make it possible.

1.1 ST25DVxxx block diagram

Figure 1. ST25DVxxx block diagram



1. V_{DCG} and LPD are included in 12 pins package only

1.2 ST25DVxxx packaging

ST25DVxxx is provided in different packages:


- 8 pins (S08 or TSSPOP8 or UFDFPN8) for the open drain version of Interrupt output
- 12 pins (UFDFPN12) for a CMOS interrupt output. This package includes an additional element that minimizes standby consumption.

Table 2. Signal names


Signal name	Function	Direction
V_EH	Energy Harvesting	Power output
GPO	Interrupt Output	Output
SDA	Serial Data	I/O
SCL	Serial Clock	Input
AC0, AC1	Antenna coils	
V _{CC}	Supply voltage	Power
V _{SS}	Ground	
LPD ⁽¹⁾	Low power down mode	Input
V _{DCG} ⁽¹⁾	Supply voltage for GPO driver	Power
NC	Not connected	Must be left floating
EP ⁽²⁾	Exposed Pad	Must be left floating

1. Available only on 12-pin package.
2. Available only on UFDPN8 and UFDFPN12 packages.

Figure 2. ST25DVxxx 8-pin packages connections with Open drain Interruption Output



1. Exposed Pad is only present on UFDFPN8 package.

Figure 3. ST25DVxxx 12-pin package connections with Cmos Interrupt Output (GPO)

1. Exposed Pad is only present on UFDFPN12 package.

2 Signal descriptions

2.1 Serial link (SCL, SDA)

2.1.1 Serial clock (SCL)

This input signal is used to strobe all data in and out of the ST25DVxxx. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V_{CC} . See [Section 9.2](#) to know how to calculate the value of this pull-up resistor

2.1.2 Serial data (SDA)

This bidirectional signal is used to transfer data in or out of the ST25DVxxx. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected from Serial Data (SDA) to V_{CC} . ([Figure 75](#) indicates how the value of the pull-up resistor can be calculated).

2.2 Power control (V_{CC} , LPD, V_{SS})

2.2.1 Supply voltage (V_{CC})

This pin can be connected to an external DC supply voltage.

Note: An internal voltage regulator allows the external voltage applied on V_{CC} to supply the ST25DVxxx, while preventing the internal power supply (rectified RF waveforms) to output a DC voltage on the V_{CC} pin.

2.2.2 Low Power Down (LPD)

This input signal is used to control an internal 1.8 V regulator delivering ST25DVxxx internal supply. When LPD is high, this regulator is shut off and its consumption is reduced below 1 μ A. This regulator has a turn on time in range of 100us, to be added to the boot duration, before the device becomes fully operational. This feature is only available on the 12-pin ST25DVxxx package.

2.2.3 Ground (V_{SS})

V_{SS} is the reference for the V_{CC} and V_{DCG} supply voltages and V_{EH} analog output voltage.

2.3 RF link (AC0 AC1)

2.3.1 Antenna coil (AC0, AC1)

These inputs are used to connect the ST25DVxxx device to an external coil exclusively. It is advised not to connect any other DC or AC path to AC0 or AC1.

When correctly tuned, the coil is used to power and access the device using the ISO/IEC 15693 and ISO 18000-3 mode 1 protocols.

2.4 Process control (V_{DCG} , GPO)

2.4.1 Driver Supply voltage (V_{DCG})

This pin, available only with ST25DVxx-JF version, can be connected to an external DC supply voltage. It only supplies the GPO driver block. ST25DVxxx cannot be powered by V_{DCG} . If V_{DCG} is left floating, no information will be available on GPO pin.

2.4.2 General purpose output (GPO)

The ST25DVxxx features a configurable output GPO pin used to provide RF activity information to an external device. ST25DVxx-IE offers a GPO open drain. This GPO pin must be connected to an external pull-up resistor ($> 4.7 \text{ K}\Omega$) to operate.

The interrupt consists in pulling the state to a low level or outputting a low-level pulse on GPO pin.

ST25DVxx-JF offers a GPO CMOS output, which requires to connect V_{DCG} pin to an external power supply. The interrupt consists in setting the state to a high level or outputting a positive pulse on the GPO pin.

GPO pin is a configurable output signal, and can mix several Interruption modes. By default, the GPO register sets the interruption mode as a RF Field Change detector. It is able to raise various events like RF Activity, Memory Write completion, or fast transfer actions. It can authorize the RF side to directly drive GPO pin using the Manage GPO command to set the output state or emit a single pulse (for example, to wake up an application.). See [Section 5.2: GPO](#) for details.

2.5 Energy harvesting analog output (V_EH)

This analog output pin is used to deliver the analog voltage V_{EH} available when the Energy harvesting mode is enabled and if the RF field strength is sufficient. When the Energy harvesting mode is disabled or the RF field strength is not sufficient, V_{EH} pin is in High-Z state (See [Section 5.3: Energy Harvesting \(EH\)](#) for details).

3 Power management


3.1 Wired interface

Operating supply voltage V_{CC}

In contact mode, prior to selecting the memory and issuing instructions to it, a valid and stable V_{CC} voltage within the specified [V_{CC(min)}, V_{CC(max)}] range must be applied (see [Table 204: I²C operating conditions](#)). To maintain a stable DC supply voltage, it is recommended to decouple the V_{CC} line with a suitable capacitor (usually of the order of 10 nF and 100 pF) close to the V_{CC}/V_{SS} package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal I²C write cycle (t_W). Instructions are not taken into account until completion of ST25DVxxx's boot sequence (see [Figure 4](#)).

Figure 4. ST25DVxxx Power-Up sequence (No RF field, LPD pin tied to V_{ss} or package without LPD pin)



Power-up conditions

When the power supply is turned on, V_{CC} rises from V_{SS} to V_{CC}. The V_{CC} rise time must not vary faster than 1V/ μ s.

Device reset in I²C mode

In order to prevent inadvertent write operations during power-up, a power-on reset (POR) circuit is included. At power-up (continuous rise of V_{CC}), the ST25DVxxx does not respond to any I²C instruction until V_{CC} has reached the power-on reset threshold voltage (this threshold is lower than the minimum V_{CC} operating voltage defined in [Table 204: I²C operating conditions](#)). When V_{CC} passes over the POR threshold, the device is reset and enters the Standby power mode. However, the device must not be accessed until V_{CC} has reached a valid and stable V_{CC} voltage within the specified [V_{CC(min)}, V_{CC(max)}] range and

t_{boot} time necessary to ST25DVxxx set-up has passed. In the version supporting LPD pin, the boot will take place only when LPD goes low.

In a similar way, during power-down (continuous decrease in V_{CC}), as soon as V_{CC} drops below the power-on reset threshold voltage, the device stops responding to any instruction sent to it, and I²C address counter is reset.

Power-down mode

During power-down (continuous decay of V_{CC}), the device must be in Standby power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

3.2 Contactless interface

Device set in RF mode


To ensure a proper boot of the RF circuitry, the RF field must be turned ON without any modulation for a minimum period of time t_{RF_ON} . Before this time, ST25DVxxx will ignore all received RF commands. (See [Figure 5: ST25DVxxx RF Power Up sequence \(No DC supply\)](#)).

Device reset in RF mode

To ensure a proper reset of the RF circuitry, the RF field must be turned off (100% modulation) for a minimum t_{RF_OFF} period of time.

The RF access can be temporarily or indefinitely disabled by setting the appropriate value in the RF disable register.

Figure 5. ST25DVxxx RF Power Up sequence (No DC supply)



4 Memory management

4.1 Memory organization overview

The ST25DVxxx memory is divided in four main memory areas:

- User memory
- Dynamic registers
- Fast Transfer Mode buffer
- System configuration area

The ST25DVxxx user memory can be divided into 4 flexible user areas. Each area can be individually read - and/or - write-protected with one out of three specific 64-bit password.


The ST25DVxxx dynamic registers are accessible by RF or I²C host and provide dynamic activity status or allow temporary activation or deactivation of some ST25DVxxx features.

The ST25DVxxx also provides a 256 byte Fast Transfer Mode buffer, acting as a mailbox between RF and I²C interface, allowing fast data transfer between contact and contactless worlds.

Finally, the ST25DVxxx system configuration area contains static registers to configure all ST25DVxxx features, which can be tuned by user. Its access is protected by a 64 bit configuration password.

This system configuration area also includes read only device information such as IC reference, memory size or IC revision, as well as a 64-bit block that is used to store the 64-bit unique identifier (UID), and the AFI (default 00h) and DSFID (default 00h) registers. The UID is compliant with the ISO 15693 description, and its value is used during the anticollision sequence (Inventory). The UID value is written by ST on the production line. The AFI register stores the application family identifier. The DSFID register stores the data storage family identifier used in the anticollision algorithm.

The system configuration area includes five additional 64-bit blocks that store an I²C password plus three RF user area access passwords and a RF configuration password.

Figure 6. Memory organization

4.2 User memory

User memory is accessible from both RF contactless interface and I²C wired interface.

From RF interface, user memory is addressed as Blocks of 4 bytes, starting at address 0. RF extended read and write commands can be used to address all ST25DVxxx memory blocks. Other read and write commands can only address up to block FFh.

From I²C interface, user memory is addressed as Bytes, starting at address 0. Device select must set E2 = 0. User memory can be read in continuity. Unlike the RF interface, there is no roll-over when the requested address reaches the end of the memory capacity.