



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com


Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

8-bit MCU for automotive with 32/60 Kbyte Flash/ROM,  
ADC, 5 timers, SPI, SCI, I2C interface

## Features

### Memories

- 32 to 60 Kbyte dual voltage High Density Flash (HDFlash) or ROM with readout protection capability. In-application programming and in-circuit programming for HDFlash devices
- 1 to 2 Kbyte RAM
- HDFlash endurance: 100 cycles, data retention 20 years



### Clock, reset and supply management

- Enhanced low voltage supervisor (LVD) for main supply and auxiliary voltage detector (AVD) with interrupt capability
- Clock sources: crystal/ceramic resonator oscillators, internal RC oscillator and bypass for external clock
- PLL for 2x frequency multiplication
- 4 power saving modes: Halt, Active Halt, Wait and Slow

### Interrupt management

- Nested interrupt controller
- 14 interrupt vectors plus TRAP and RESET
- Top Level Interrupt (TLI) pin on 64-pin devices
- 15 external interrupt lines (on 4 vectors)

### 1 analog peripheral

- 10-bit ADC with up to 16 input ports

### Up to 48 I/O ports

- 48//32 multifunctional bidirectional I/O lines
- 34//22 alternate function lines
- 16//12 high sink outputs

### 5 timers

- Main clock controller with Real-time base, Beep and Clock-out capabilities
- Configurable watchdog timer
- Two 16-bit timers with 2 input captures, 2 output compares, external clock input on 1 timer, PWM and pulse generator modes
- 8-bit PWM auto-reload timer with 2 input captures, 4 PWM outputs, output compare and time base interrupt, external clock with event detector

### 3 communications interfaces

- SPI synchronous serial interface
- SCI asynchronous serial interface
- I<sup>2</sup>C multimaster interface

### Instruction set

- 8-bit data manipulation
- 63 basic instructions
- 17 main addressing modes
- 8x8 unsigned multiply instruction

### Development tools

- Full hardware/software development package, ICT capability

**Table 1. Device summary**

Reference	Part number
ST72321xx-Auto	ST72321AR6-Auto, ST72321R6-Auto, ST72321AR7-Auto, ST72321J7-Auto, ST72321R7-Auto ST72321AR9-Auto, ST72321J9-Auto, ST72321R9-Auto

## Contents

<b>1</b>	<b>Description</b>	<b>18</b>
<b>2</b>	<b>Package pinout and pin description</b>	<b>20</b>
2.1	Package pinout	20
2.2	Pin description	22
<b>3</b>	<b>Register and memory map</b>	<b>26</b>
<b>4</b>	<b>Flash program memory</b>	<b>29</b>
4.1	Introduction	29
4.2	Main features	29
4.3	Structure	29
4.3.1	Readout protection	30
4.4	ICC interface	30
4.5	ICP (in-circuit programming)	31
4.6	IAP (in-application programming)	32
4.7	Related documentation	32
4.8	Flash control/status register (FCSR)	32
<b>5</b>	<b>Central processing unit (CPU)</b>	<b>33</b>
5.1	Introduction	33
5.2	Main features	33
5.3	CPU registers	33
5.3.1	Accumulator (A)	34
5.3.2	Index registers (X and Y)	34
5.3.3	Program counter (PC)	34
5.3.4	Condition code (CC) register	34
5.3.5	Stack pointer (SP) register	35
<b>6</b>	<b>Supply, reset and clock management</b>	<b>37</b>
6.1	Introduction	37
6.2	Main features	37
6.3	Phase locked loop	38

6.4	Multi-oscillator (MO) . . . . .	38
6.5	Reset sequence manager (RSM) . . . . .	40
6.5.1	Introduction . . . . .	40
6.5.2	Asynchronous external RESET pin . . . . .	41
6.5.3	External power-on RESET . . . . .	41
6.5.4	Internal low voltage detector (LVD) RESET . . . . .	41
6.5.5	Internal watchdog RESET . . . . .	42
6.6	System integrity management (SI) . . . . .	43
6.6.1	Low voltage detector (LVD) . . . . .	43
6.6.2	Auxiliary voltage detector (AVD) . . . . .	44
6.6.3	Low power modes . . . . .	46
6.6.4	Interrupts . . . . .	46
6.6.5	System Integrity (SI) Control/Status register (SICSR) . . . . .	47
<b>7</b>	<b>Interrupts . . . . .</b>	<b>49</b>
7.1	Introduction . . . . .	49
7.2	Masking and processing flow . . . . .	49
7.3	Interrupts and low power modes . . . . .	52
7.4	Concurrent and nested management . . . . .	52
7.5	Interrupt register description . . . . .	53
7.5.1	CPU CC register interrupt bits . . . . .	53
7.5.2	Interrupt software priority registers (ISPRx) . . . . .	54
7.6	External interrupts . . . . .	57
7.6.1	I/O port interrupt sensitivity . . . . .	57
7.6.2	External interrupt control register (EICR) . . . . .	59
<b>8</b>	<b>Power saving modes . . . . .</b>	<b>62</b>
8.1	Introduction . . . . .	62
8.2	Slow mode . . . . .	62
8.3	Wait mode . . . . .	63
8.4	Active Halt and Halt modes . . . . .	65
8.4.1	Active Halt mode . . . . .	65
8.4.2	Halt mode . . . . .	67
<b>9</b>	<b>I/O ports . . . . .</b>	<b>70</b>
9.1	Introduction . . . . .	70

9.2	Functional description .....	70
9.2.1	Input modes .....	70
9.2.2	Output modes .....	71
9.2.3	Alternate functions .....	71
9.3	I/O port implementation .....	74
9.4	Low power modes .....	75
9.5	Interrupts .....	75
<b>10</b>	<b>Watchdog timer (WDG) .....</b>	<b>77</b>
10.1	Introduction .....	77
10.2	Main features .....	77
10.3	Functional description .....	77
10.4	How to program the watchdog timeout .....	78
10.5	Low power modes .....	80
10.6	Hardware watchdog option .....	80
10.7	Using Halt mode with the WDG (WDGHALT option) .....	80
10.8	Interrupts .....	80
10.9	Register description .....	81
10.9.1	Control register (WDGCR) .....	81
<b>11</b>	<b>Main clock controller with real-time clock and beeper (MCC/RTC) ..</b>	<b>82</b>
11.1	Introduction .....	82
11.2	Programmable CPU clock prescaler .....	82
11.3	Clock-out capability .....	82
11.4	Real-time clock timer (RTC) .....	82
11.5	Beeper .....	82
11.6	Low power modes .....	83
11.7	Interrupts .....	83
11.8	Main clock controller registers .....	84
11.8.1	MCC control/status register (MCCSR) .....	84
11.8.2	MCC beep control register (MCCBCR) .....	85
<b>12</b>	<b>PWM auto-reload timer (ART) .....</b>	<b>87</b>
12.1	Introduction .....	87
12.2	Functional description .....	88

12.2.1	Counter . . . . .	88
12.2.2	Counter clock and prescaler . . . . .	88
12.2.3	Counter and prescaler initialization . . . . .	88
12.2.4	Output compare control . . . . .	88
12.2.5	Independent PWM signal generation . . . . .	89
12.2.6	Output compare and time base interrupt . . . . .	90
12.2.7	External clock and event detector mode . . . . .	90
12.2.8	Input capture function . . . . .	91
12.2.9	External interrupt capability . . . . .	92
12.3	ART registers . . . . .	93
12.3.1	Control/status register (ARTCSR) . . . . .	93
12.3.2	Counter access register (ARTCAR) . . . . .	94
12.3.3	Auto-reload register (ARTARR) . . . . .	94
12.3.4	PWM control register (PWMCR) . . . . .	95
12.3.5	Duty cycle registers (PWMDCRx) . . . . .	96
12.3.6	Input capture control / status register (ARTICCSR) . . . . .	96
12.3.7	Input capture registers (ARTICRx) . . . . .	97
<b>13</b>	<b>16-bit timer . . . . .</b>	<b>98</b>
13.1	Introduction . . . . .	98
13.2	Main features . . . . .	98
13.3	Functional description . . . . .	99
13.3.1	Counter . . . . .	99
13.3.2	External clock . . . . .	102
13.3.3	Input capture . . . . .	103
13.3.4	Output compare . . . . .	105
13.3.5	Forced compare output capability . . . . .	106
13.3.6	One Pulse mode . . . . .	108
13.3.7	Pulse width modulation mode . . . . .	110
13.4	Low power modes . . . . .	112
13.5	Interrupts . . . . .	112
13.6	Summary of timer modes . . . . .	112
13.7	16-bit timer registers . . . . .	113
13.7.1	Control register 1 (CR1) . . . . .	113
13.7.2	Control register 2 (CR2) . . . . .	114
13.7.3	Control/status register (CSR) . . . . .	115

---

13.7.4	Input capture 1 high register (IC1HR) . . . . .	116
13.7.5	Input capture 1 low register (IC1LR) . . . . .	117
13.7.6	Output compare 1 high register (OC1HR) . . . . .	117
13.7.7	Output compare 1 low register (OC1LR) . . . . .	117
13.7.8	Output compare 2 high register (OC2HR) . . . . .	117
13.7.9	Output compare 2 low register (OC2LR) . . . . .	118
13.7.10	Counter high register (CHR) . . . . .	118
13.7.11	Counter low register (CLR) . . . . .	118
13.7.12	Alternate counter high register (ACHR) . . . . .	118
13.7.13	Alternate counter low register (ACLR) . . . . .	119
13.7.14	Input capture 2 high register (IC2HR) . . . . .	119
13.7.15	Input capture 2 low register (IC2LR) . . . . .	119
<b>14</b>	<b>Serial peripheral interface (SPI) . . . . .</b>	<b>121</b>
14.1	Introduction . . . . .	121
14.2	Main features . . . . .	121
14.3	General description . . . . .	121
14.3.1	Functional description . . . . .	122
14.3.2	Slave select management . . . . .	123
14.3.3	Master mode operation . . . . .	124
14.3.4	Master mode transmit sequence . . . . .	125
14.3.5	Slave mode operation . . . . .	125
14.3.6	Slave mode transmit sequence . . . . .	125
14.4	Clock phase and clock polarity . . . . .	126
14.5	Error flags . . . . .	128
14.5.1	Master mode fault (MODF) . . . . .	128
14.5.2	Overrun condition (OVR) . . . . .	128
14.5.3	Write collision error (WCOL) . . . . .	128
14.5.4	Single master systems . . . . .	129
14.6	Low power modes . . . . .	130
14.6.1	Using the SPI to wake up the MCU from Halt mode . . . . .	130
14.7	Interrupts . . . . .	130
14.8	SPI registers . . . . .	131
14.8.1	Control register (SPICR) . . . . .	131
14.8.2	Control/status register (SPICSR) . . . . .	132
14.8.3	Data I/O register (SPIDR) . . . . .	133

<b>15</b>	<b>Serial communications interface (SCI) . . . . .</b>	<b>135</b>
15.1	Introduction . . . . .	135
15.2	Main features . . . . .	135
15.3	General description . . . . .	136
15.4	Functional description . . . . .	138
15.4.1	Serial data format . . . . .	138
15.4.2	Transmitter . . . . .	139
15.4.3	Receiver . . . . .	140
15.5	Low power modes . . . . .	146
15.6	Interrupts . . . . .	146
15.7	SCI registers . . . . .	147
15.7.1	Status register (SCISR) . . . . .	147
15.7.2	Control register 1 (SCICR1) . . . . .	149
15.7.3	Control register 2 (SCICR2) . . . . .	150
15.7.4	Data register (SCIDR) . . . . .	151
15.7.5	Baud rate register (SCIBRR) . . . . .	151
15.7.6	Extended receive prescaler division register (SCIERPR) . . . . .	152
15.7.7	Extended transmit prescaler division register (SCIETPR) . . . . .	153
<b>16</b>	<b>I2C bus interface (I2C) . . . . .</b>	<b>155</b>
16.1	Introduction . . . . .	155
16.2	Main features . . . . .	155
16.2.1	I2C master features . . . . .	155
16.2.2	I2C slave features . . . . .	155
16.3	General description . . . . .	156
16.3.1	Mode selection . . . . .	156
16.3.2	Communication flow . . . . .	156
16.3.3	SDA/SCL line control . . . . .	157
16.4	Functional description . . . . .	158
16.4.1	Slave mode . . . . .	158
16.4.2	Master mode . . . . .	159
16.5	Low power modes . . . . .	163
16.6	Interrupts . . . . .	163
16.7	Register description . . . . .	164
16.7.1	I2C control register (CR) . . . . .	164

---

16.7.2	I2C status register 1 (SR1) . . . . .	165
16.7.3	I2C status register 2 (SR2) . . . . .	167
16.7.4	I2C clock control register (CCR) . . . . .	168
16.7.5	I2C data register (DR) . . . . .	169
16.7.6	I2C own address register (OAR1) . . . . .	169
16.7.7	I2C own address register (OAR2) . . . . .	170
<b>17</b>	<b>10-bit A/D converter (ADC) . . . . .</b>	<b>172</b>
17.1	Introduction . . . . .	172
17.2	Main features . . . . .	172
17.3	Functional description . . . . .	173
17.3.1	A/D converter configuration . . . . .	173
17.3.2	Starting the conversion . . . . .	173
17.3.3	Changing the conversion channel . . . . .	174
17.4	Low power modes . . . . .	174
17.5	Interrupts . . . . .	174
17.6	ADC registers . . . . .	174
17.6.1	Control/status register (ADCCSR) . . . . .	174
17.6.2	Data register (ADCDRH) . . . . .	175
17.6.3	Data register (ADCDRL) . . . . .	176
17.6.4	ADC register map and reset values . . . . .	176
<b>18</b>	<b>Instruction set . . . . .</b>	<b>177</b>
18.1	CPU addressing modes . . . . .	177
18.1.1	Inherent . . . . .	178
18.1.2	Immediate . . . . .	179
18.1.3	Direct . . . . .	179
18.1.4	Indexed (no offset, short, long) . . . . .	179
18.1.5	Indirect (short, long) . . . . .	180
18.1.6	Indirect Indexed (Short, Long) . . . . .	180
18.1.7	Relative (Direct, Indirect) . . . . .	181
18.2	Instruction groups . . . . .	181
18.2.1	Using a prebyte . . . . .	182
<b>19</b>	<b>Electrical characteristics . . . . .</b>	<b>185</b>
19.1	Parameter conditions . . . . .	185

19.1.1	Minimum and maximum values . . . . .	185
19.1.2	Typical values . . . . .	185
19.1.3	Typical curves . . . . .	185
19.1.4	Loading capacitor . . . . .	185
19.1.5	Pin input voltage . . . . .	185
19.2	Absolute maximum ratings . . . . .	186
19.2.1	Voltage characteristics . . . . .	186
19.2.2	Current characteristics . . . . .	187
19.2.3	Thermal characteristics . . . . .	187
19.3	Operating conditions . . . . .	188
19.3.1	General operating conditions . . . . .	188
19.3.2	Operating conditions with low voltage detector (LVD) . . . . .	189
19.3.3	Auxiliary voltage detector (AVD) thresholds . . . . .	189
19.3.4	External voltage detector (EVD) thresholds . . . . .	190
19.4	Supply current characteristics . . . . .	191
19.4.1	Current consumption . . . . .	191
19.4.2	Supply and clock managers . . . . .	193
19.4.3	On-chip peripherals . . . . .	194
19.5	Clock and timing characteristics . . . . .	195
19.5.1	General timings . . . . .	195
19.5.2	External clock source . . . . .	195
19.5.3	Crystal and ceramic resonator oscillators . . . . .	196
19.5.4	RC oscillators . . . . .	197
19.5.5	PLL characteristics . . . . .	198
19.6	Memory characteristics . . . . .	199
19.6.1	RAM and hardware registers . . . . .	199
19.6.2	Flash memory . . . . .	199
19.7	EMC (electromagnetic compatibility) characteristics . . . . .	200
19.7.1	Functional EMS (electromagnetic susceptibility) . . . . .	200
19.7.2	EMI (electromagnetic interference) . . . . .	201
19.7.3	Absolute maximum ratings (electrical sensitivity) . . . . .	202
19.8	I/O port pin characteristics . . . . .	203
19.8.1	General characteristics . . . . .	203
19.8.2	Output driving current . . . . .	204
19.9	Control pin characteristics . . . . .	207
19.9.1	Asynchronous <u>RESET</u> pin . . . . .	207

19.9.2	ICCSEL/V <sub>PP</sub> pin . . . . .	209
19.10	Timer peripheral characteristics . . . . .	210
19.11	Communication interface characteristics . . . . .	211
19.11.1	SPI (serial peripheral interface) . . . . .	211
19.11.2	I <sup>2</sup> C - inter IC control interface . . . . .	214
19.12	10-bit ADC characteristics . . . . .	216
19.12.1	Analog power supply and reference pins . . . . .	217
19.12.2	General PCB design guidelines . . . . .	218
19.12.3	ADC accuracy . . . . .	219
<b>20</b>	<b>Package characteristics . . . . .</b>	<b>220</b>
20.1	Thermal characteristics . . . . .	222
20.2	Ecopack information . . . . .	222
20.3	Packaging for automatic handling . . . . .	222
<b>21</b>	<b>Device configuration and ordering information . . . . .</b>	<b>223</b>
21.1	Flash devices . . . . .	223
21.1.1	Flash configuration . . . . .	223
21.1.2	Flash ordering information . . . . .	226
21.2	ROM device ordering information and transfer of customer code . . . . .	227
21.3	Development tools . . . . .	231
21.3.1	Introduction . . . . .	231
21.3.2	Evaluation tools and starter kits . . . . .	231
21.3.3	Development and debugging tools . . . . .	231
21.3.4	Programming tools . . . . .	231
21.3.5	Socket and emulator adapter information . . . . .	232
21.4	ST7 application notes . . . . .	233
<b>22</b>	<b>Known limitations . . . . .</b>	<b>234</b>
22.1	All Flash and ROM devices . . . . .	234
22.1.1	External RC option . . . . .	234
22.1.2	Safe connection of OSC1/OSC2 pins . . . . .	234
22.1.3	Reset pin protection with LVD enabled . . . . .	234
22.1.4	Unexpected reset fetch . . . . .	234
22.1.5	External interrupt missed . . . . .	234
22.1.6	Clearing active interrupts outside interrupt routine . . . . .	238

22.1.7	SCI wrong break duration . . . . .	239
22.1.8	16-bit timer PWM mode . . . . .	239
22.1.9	TIMD set simultaneously with OC interrupt . . . . .	240
22.1.10	I <sup>2</sup> C multimaster . . . . .	240
22.1.11	Readout protection with LVD . . . . .	240
22.2	All Flash devices . . . . .	240
22.2.1	Internal RC oscillator with LVD . . . . .	240
22.3	Limitations specific to ROM devices . . . . .	240
22.3.1	LVD operation . . . . .	240
22.3.2	LVD startup behavior . . . . .	241
22.3.3	AVD not supported . . . . .	241
22.3.4	Internal RC oscillator operation . . . . .	241
22.3.5	External clock source with PLL . . . . .	241
22.3.6	Pull-up not present on PE2 . . . . .	241
22.3.7	Readout protection with LVD . . . . .	241
<b>23</b>	<b>Revision history . . . . .</b>	<b>242</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Product overview . . . . .	18
Table 3.	Device pin description. . . . .	22
Table 4.	Hardware register map . . . . .	26
Table 5.	Sectors available in Flash devices . . . . .	29
Table 6.	Flash control/status register address and reset value . . . . .	32
Table 7.	Arithmetic management bits . . . . .	34
Table 8.	Interrupt management bits . . . . .	35
Table 9.	Interrupt software priority selection. . . . .	35
Table 10.	ST7 clock sources . . . . .	39
Table 11.	Effect of low power modes on SI . . . . .	46
Table 12.	AVD interrupt control/wake-up capability . . . . .	46
Table 13.	SICSR description . . . . .	47
Table 14.	Reset source flags . . . . .	47
Table 15.	Interrupt software priority levels . . . . .	50
Table 16.	CPU CC register interrupt bits description . . . . .	53
Table 17.	Interrupt software priority levels . . . . .	54
Table 18.	Interrupt priority bits . . . . .	54
Table 19.	Interrupt dedicated instruction set. . . . .	55
Table 20.	Interrupt mapping . . . . .	56
Table 21.	EICR register description . . . . .	59
Table 22.	Interrupt sensitivity - ei2 (port B3..0) . . . . .	60
Table 23.	Interrupt sensitivity - ei3 (port B7..4) . . . . .	60
Table 24.	Interrupt sensitivity - ei0 (port A3..0) . . . . .	60
Table 25.	Interrupt sensitivity - ei1 (port F2..0) . . . . .	60
Table 26.	Nested interrupts register map and reset values . . . . .	61
Table 27.	MCC/RTC low power mode selection. . . . .	65
Table 28.	I/O output mode selection. . . . .	71
Table 29.	I/O port mode options . . . . .	72
Table 30.	I/O port configurations . . . . .	73
Table 31.	I/O port configuration . . . . .	74
Table 32.	Effect of low power modes on I/O ports . . . . .	75
Table 33.	I/O port interrupt control/wake-up capability . . . . .	75
Table 34.	I/O port register map and reset values . . . . .	75
Table 35.	Effect of low power modes on WDG. . . . .	80
Table 36.	WDGCR register description . . . . .	81
Table 37.	Watchdog timer register map and reset values . . . . .	81
Table 38.	Effect of low power modes on MCC/RTC. . . . .	83
Table 39.	MCC/RTC interrupt control/wake-up capability. . . . .	83
Table 40.	MCCCSR register description . . . . .	84
Table 41.	Time base selection . . . . .	85
Table 42.	MCCBCR register description. . . . .	85
Table 43.	Beep frequency selection . . . . .	85
Table 44.	Main clock controller register map and reset values. . . . .	86
Table 45.	ARTCSR register description . . . . .	93
Table 46.	Prescaler selection for ART . . . . .	93
Table 47.	ARTCAR register description . . . . .	94
Table 48.	ARTAAR register description . . . . .	94

Table 49.	PWM frequency versus resolution . . . . .	95
Table 50.	PWMCR register description . . . . .	95
Table 51.	PWM output signal polarity selection . . . . .	95
Table 52.	PWMDCRx register description . . . . .	96
Table 53.	ARTICCSR register description . . . . .	96
Table 54.	ARTICRx register description . . . . .	97
Table 55.	PWM auto-reload timer register map and reset values. . . . .	97
Table 56.	Effect of low power modes on 16-bit timer . . . . .	112
Table 57.	16-bit timer interrupt control/wake-up capability . . . . .	112
Table 58.	Timer modes . . . . .	112
Table 59.	CR1 register description . . . . .	113
Table 60.	CR2 register description . . . . .	114
Table 61.	Timer clock selection . . . . .	115
Table 62.	CSR register description . . . . .	116
Table 63.	16-bit timer register map and reset values . . . . .	120
Table 64.	Effect of low power modes on SPI . . . . .	130
Table 65.	SPI interrupt control/wake-up capability . . . . .	130
Table 66.	SPICR register description . . . . .	131
Table 67.	SPI master mode SCK frequency . . . . .	132
Table 68.	SPICSR register description . . . . .	132
Table 69.	SPI register map and reset values . . . . .	134
Table 70.	Frame formats . . . . .	144
Table 71.	Effect of low power modes on SCI . . . . .	146
Table 72.	SCI interrupt control/wake-up capability . . . . .	146
Table 73.	SCISR register description . . . . .	147
Table 74.	SCICR1 register description . . . . .	149
Table 75.	SCICR2 register description . . . . .	150
Table 76.	SCIBRR register description . . . . .	152
Table 77.	SCIERPR register description . . . . .	153
Table 78.	SCIETPR register description . . . . .	153
Table 79.	Baud rate selection . . . . .	153
Table 80.	SCI register map and reset values . . . . .	154
Table 81.	Effect of low power modes on I2C . . . . .	163
Table 82.	I2C interrupt control/wake-up capability . . . . .	163
Table 83.	CR register description . . . . .	164
Table 84.	SR1 register description . . . . .	165
Table 85.	SR2 register description . . . . .	167
Table 86.	CCR register description . . . . .	168
Table 87.	DR register description . . . . .	169
Table 88.	OAR1 register description . . . . .	170
Table 89.	OAR2 register description . . . . .	170
Table 90.	I2C register map and reset values . . . . .	171
Table 91.	Effect of low power modes on ADC . . . . .	174
Table 92.	ADCCCSR register description . . . . .	174
Table 93.	ADCDDRH register description . . . . .	175
Table 94.	ADCDRL register description . . . . .	176
Table 95.	ADC register map and reset values . . . . .	176
Table 96.	Addressing modes . . . . .	177
Table 97.	CPU addressing mode overview . . . . .	177
Table 98.	Inherent instructions . . . . .	178
Table 99.	Immediate instructions . . . . .	179
Table 100.	Instructions supporting direct, indexed, indirect, and indirect indexed addressing modes	180

---

Table 101.	Available relative direct/indirect instructions . . . . .	181
Table 102.	Instruction groups . . . . .	181
Table 103.	Instruction set overview . . . . .	183
Table 104.	Voltage characteristics . . . . .	186
Table 105.	Current characteristics . . . . .	187
Table 106.	Thermal characteristics . . . . .	187
Table 107.	General operating conditions . . . . .	188
Table 108.	Operating conditions with low voltage detector (LVD) . . . . .	189
Table 109.	Auxiliary voltage detector (AVD) thresholds . . . . .	189
Table 110.	External voltage detector (EVD) thresholds . . . . .	190
Table 111.	Current consumption . . . . .	191
Table 112.	Oscillators,PLL and LVD current consumption . . . . .	193
Table 113.	On-chip peripherals current consumption . . . . .	194
Table 114.	General timings . . . . .	195
Table 115.	External clock source . . . . .	195
Table 116.	Crystal and ceramic resonator oscillators . . . . .	196
Table 117.	OSCRANGE selection for typical resonators . . . . .	197
Table 118.	RC oscillator characteristics . . . . .	197
Table 119.	PLL characteristics . . . . .	198
Table 120.	RAM supply voltage . . . . .	199
Table 121.	Dual voltage HDFlash memory . . . . .	199
Table 122.	EMS test results . . . . .	201
Table 123.	EMI emissions . . . . .	201
Table 124.	ESD absolute maximum ratings . . . . .	202
Table 125.	Electrical sensitivities . . . . .	202
Table 126.	I/O port pin general characteristics . . . . .	203
Table 127.	Output driving current . . . . .	204
Table 128.	Asynchronous RESET pin characteristics . . . . .	207
Table 129.	ICCSEL/V <sub>PP</sub> pin characteristics . . . . .	209
Table 130.	8-bit PWM-ART auto-reload timer characteristics . . . . .	210
Table 131.	16-bit timer characteristics . . . . .	210
Table 132.	SPI characteristics . . . . .	211
Table 133.	I <sup>2</sup> C control interface characteristics . . . . .	214
Table 134.	SCL frequency table . . . . .	215
Table 135.	10-bit ADC characteristics . . . . .	216
Table 136.	ADC accuracy . . . . .	219
Table 137.	64-pin (14x14) low profile quad flat package mechanical data . . . . .	220
Table 138.	64-pin (10x10) low profile quad flat package mechanical data . . . . .	221
Table 139.	Thermal characteristics . . . . .	222
Table 140.	Flash option bytes . . . . .	223
Table 141.	Option byte 0 bit description . . . . .	224
Table 142.	Option byte 1 bit description . . . . .	225
Table 143.	Package selection (OPT7) . . . . .	225
Table 144.	STMicroelectronics development tools . . . . .	232
Table 145.	Suggested list of socket types . . . . .	232
Table 146.	Document revision history . . . . .	242

## List of figures

Figure 1.	Device block diagram . . . . .	19
Figure 2.	64-pin LQFP 14x14 and 10x10 package pinout . . . . .	20
Figure 3.	44-pin LQFP package pinout . . . . .	21
Figure 4.	Memory map . . . . .	26
Figure 5.	Memory map and sector address . . . . .	30
Figure 6.	Typical ICC interface . . . . .	31
Figure 7.	CPU registers . . . . .	33
Figure 8.	Stack manipulation example . . . . .	36
Figure 9.	Clock, reset and supply block diagram . . . . .	37
Figure 10.	PLL block diagram . . . . .	38
Figure 11.	Reset block diagram . . . . .	40
Figure 12.	RESET sequence phases . . . . .	41
Figure 13.	RESET sequences . . . . .	42
Figure 14.	Low voltage detector versus reset . . . . .	44
Figure 15.	Using the AVD to monitor $V_{DD}$ (AVDS bit = 0) . . . . .	45
Figure 16.	Using the voltage detector to monitor the EVD pin (AVDS bit = 1) . . . . .	46
Figure 17.	Interrupt processing flowchart . . . . .	50
Figure 18.	Priority decision process flowchart . . . . .	50
Figure 19.	Concurrent interrupt management . . . . .	52
Figure 20.	Nested interrupt management . . . . .	53
Figure 21.	External interrupt control bits . . . . .	58
Figure 22.	Power saving mode transitions . . . . .	62
Figure 23.	Slow mode clock transitions . . . . .	63
Figure 24.	Wait mode flowchart . . . . .	64
Figure 25.	Active Halt timing overview . . . . .	66
Figure 26.	Active Halt mode flowchart . . . . .	66
Figure 27.	Halt timing overview . . . . .	67
Figure 28.	Halt mode flowchart . . . . .	68
Figure 29.	I/O port general block diagram . . . . .	72
Figure 30.	Interrupt I/O port state transitions . . . . .	74
Figure 31.	Watchdog block diagram . . . . .	78
Figure 32.	Approximate timeout duration . . . . .	78
Figure 33.	Exact timeout duration ( $t_{min}$ and $t_{max}$ ) . . . . .	79
Figure 34.	Main clock controller (MCC/RTC) block diagram . . . . .	83
Figure 35.	PWM auto-reload timer block diagram . . . . .	87
Figure 36.	Output compare control . . . . .	89
Figure 37.	PWM auto-reload timer function . . . . .	90
Figure 38.	PWM signal from 0% to 100% duty cycle . . . . .	90
Figure 39.	External event detector example (3 counts) . . . . .	91
Figure 40.	Input capture timing diagram . . . . .	92
Figure 41.	Timer block diagram . . . . .	100
Figure 42.	16-bit read sequence . . . . .	101
Figure 43.	Counter timing diagram, internal clock divided by 2 . . . . .	102
Figure 44.	Counter timing diagram, internal clock divided by 4 . . . . .	102
Figure 45.	Counter timing diagram, internal clock divided by 8 . . . . .	102
Figure 46.	Input capture block diagram . . . . .	104
Figure 47.	Input capture timing diagram . . . . .	104
Figure 48.	Output compare block diagram . . . . .	107

---

Figure 49.	Output compare timing diagram, fTIMER = fCPU/2 . . . . .	107
Figure 50.	Output compare timing diagram, fTIMER = fCPU/4 . . . . .	107
Figure 51.	One pulse mode cycle flowchart . . . . .	108
Figure 52.	One pulse mode timing example . . . . .	109
Figure 53.	Pulse width modulation mode timing example with 2 output compare functions . . . . .	110
Figure 54.	Pulse width modulation cycle flowchart . . . . .	111
Figure 55.	Serial peripheral interface block diagram . . . . .	122
Figure 56.	Single master/single slave application . . . . .	123
Figure 57.	Generic SS timing diagram . . . . .	124
Figure 58.	Hardware/Software slave select management . . . . .	124
Figure 59.	Data clock timing diagram . . . . .	127
Figure 60.	Clearing the WCOL bit (Write Collision Flag) software sequence . . . . .	129
Figure 61.	Single master / multiple slave configuration . . . . .	129
Figure 62.	SCI block diagram . . . . .	137
Figure 63.	Word length programming . . . . .	138
Figure 64.	SCI baud rate and extended prescaler block diagram . . . . .	142
Figure 65.	Bit sampling in reception mode . . . . .	146
Figure 66.	I2C bus protocol . . . . .	156
Figure 67.	I2C interface block diagram . . . . .	157
Figure 68.	Transfer sequencing . . . . .	162
Figure 69.	Interrupt control logic diagram . . . . .	163
Figure 70.	ADC block diagram . . . . .	172
Figure 71.	Pin loading conditions . . . . .	185
Figure 72.	Pin input voltage . . . . .	185
Figure 73.	f <sub>CPU</sub> max versus V <sub>DD</sub> . . . . .	188
Figure 74.	Typical I <sub>DD</sub> in Run mode . . . . .	192
Figure 75.	Typical I <sub>DD</sub> in Slow mode . . . . .	192
Figure 76.	Typical I <sub>DD</sub> in Wait mode . . . . .	192
Figure 77.	Typical I <sub>DD</sub> in Slow Wait mode . . . . .	193
Figure 78.	Typical application with an external clock source . . . . .	195
Figure 79.	Typical application with a crystal or ceramic resonator) . . . . .	196
Figure 80.	Typical f <sub>Osc(RCINT)</sub> versus T <sub>A</sub> . . . . .	197
Figure 81.	Integrated PLL jitter versus signal frequency(1) . . . . .	198
Figure 82.	Unused I/O pins configured as input . . . . .	204
Figure 83.	Typical I <sub>PU</sub> vs V <sub>DD</sub> with V <sub>IN</sub> = V <sub>Ss</sub> . . . . .	204
Figure 84.	Typical V <sub>OL</sub> at V <sub>DD</sub> = 5V (standard) . . . . .	205
Figure 85.	Typical V <sub>OL</sub> at V <sub>DD</sub> = 5V (high-sink) . . . . .	205
Figure 86.	Typical V <sub>OH</sub> at V <sub>DD</sub> = 5V . . . . .	205
Figure 87.	Typical V <sub>OL</sub> versus V <sub>DD</sub> (standard) . . . . .	206
Figure 88.	Typical V <sub>OL</sub> versus V <sub>DD</sub> (high-sink) . . . . .	206
Figure 89.	Typical V <sub>DD</sub> - V <sub>OH</sub> versus V <sub>DD</sub> . . . . .	206
Figure 90.	RESET pin protection when LVD is enabled . . . . .	208
Figure 91.	RESET pin protection when LVD is disabled . . . . .	209
Figure 92.	Two typical applications with ICCSEL/V <sub>PP</sub> pin(1) . . . . .	210
Figure 93.	SPI slave timing diagram with CPHA = 0(1) . . . . .	212
Figure 94.	SPI slave timing diagram with CPHA = 1(1) . . . . .	212
Figure 95.	SPI master timing diagram(1) . . . . .	213
Figure 96.	Typical application with I <sup>2</sup> C BUS and timing diagram(1) . . . . .	215
Figure 97.	R <sub>Ain</sub> maximum versus f <sub>ADC</sub> with C <sub>Ain</sub> = 0pF(1) . . . . .	217
Figure 98.	Recommended C <sub>Ain</sub> and R <sub>Ain</sub> values(1) . . . . .	217
Figure 99.	Typical A/D converter application . . . . .	217
Figure 100.	Power supply filtering . . . . .	218

Figure 101. ADC error classification . . . . .	219
Figure 102. 64-pin (14x14) low profile quad flat package outline . . . . .	220
Figure 103. 64-pin (10x10) low profile quad flat package outline . . . . .	221
Figure 104. Pin 1 orientation in tape and reel conditioning . . . . .	222
Figure 105. ST72F321xxx-Auto Flash commercial product structure . . . . .	226
Figure 106. ST72P321xxx-Auto FastROM commercial product structure . . . . .	228
Figure 107. ST72321xxx-Auto ROM commercial product structure. . . . .	229
Figure 108. LVD startup behavior . . . . .	241

## 1 Description

The ST72321xx-Auto Flash and ROM devices are members of the ST7 microcontroller family designed for mid-range automotive applications running from 3.8 to 5.5V.

All devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set and are available with Flash program memory. The ST7 family architecture offers both power and flexibility to software developers, enabling the design of highly efficient and compact application code.

The on-chip peripherals include an A/D converter, a PWM autoreload timer, two general purpose timers, I<sup>2</sup>C, SPI, SCI interfaces.


For power economy, the microcontroller can switch dynamically into Wait, Slow, Active Halt or Halt mode when the application is in idle or standby state.

**Table 2. Product overview**

Reference	Program memory	RAM (stack)	Voltage range	Temp. range	Package		
ST72321R9-Auto	60 Kbytes Flash/ROM	2048 (256) bytes	3.8V to 5.5V	Up to -40°C to 125°C	LQFP64 14x14		
ST72321AR9-Auto					LQFP64 10x10		
ST72321J9-Auto					LQFP48 10x10		
ST72321R7-Auto		48 Kbytes Flash/ROM			LQFP64 14x14		
ST72321AR7-Auto					LQFP64 10x10		
ST72321J7-Auto					LQFP48 10x10		
ST72321R6-Auto	32 Kbytes Flash/ROM	1024 (256) byte			LQFP64 14x14		
ST72321AR6-Auto					LQFP64 10x10		

Typical applications include


- all types of car body applications such as window lift, DC motor control, rain sensors
- safety microcontroller in airbag and engine management applications
- auxiliary functions in car radios

**Figure 1. Device block diagram**


## 2 Package pinout and pin description

### 2.1 Package pinout

Figure 2. 64-pin LQFP 14x14 and 10x10 package pinout



For external pin connection guidelines, refer to [Section 19: Electrical characteristics](#).

**Figure 3.** 44-pin LQFP package pinout

## 2.2 Pin description

In the device pin description table, the RESET configuration of each pin is shown in bold. This configuration is valid as long as the device is in reset state.

Refer to [Section 9: I/O ports on page 70](#) for more details on the software configuration of the I/O ports.

**Table 3. Device pin description**

Pin No.		Pin name	Type	Level		Port				Main function (after reset)	Alternate function		
LQFP64	LQFP44			Input	Output	Input			Output				
				float	vpu	int	ana	OD	PP				
1	-	PE4(HS)	I/O	C <sub>T</sub>	HS	X	X			X	X	Port E4	
2	-	PE5(HS)	I/O	C <sub>T</sub>	HS	X	X			X	X	Port E5	
3	-	PE6(HS)	I/O	C <sub>T</sub>	HS	X	X			X	X	Port E6	
4	-	PE7(HS)	I/O	C <sub>T</sub>	HS	X	X			X	X	Port E7	
5	2	PB0/PWM3	I/O	C <sub>T</sub>		X	ei2			X	X	Port B0	PWM Output 3
6	3	PB1/PWM2	I/O	C <sub>T</sub>		X	ei2			X	X	Port B1	PWM Output 2
7	4	PB2/PWM1	I/O	C <sub>T</sub>		X	ei2			X	X	Port B2	PWM Output 1
8	5	PB3/PWM0	I/O	C <sub>T</sub>		X		ei2		X	X	Port B3	PWM Output 0
9	6	PB4(HS)/ARTCLK	I/O	C <sub>T</sub>	HS	X	ei3			X	X	Port B4	PWM-ART External Clock
10	-	PB5 / ARTIC1	I/O	C <sub>T</sub>		X	ei3			X	X	Port B5	PWM-ART Input Capture 1
11	-	PB6 / ARTIC2	I/O	C <sub>T</sub>		X	ei3			X	X	Port B6	PWM-ART Input Capture 2
12	-	PB7	I/O	C <sub>T</sub>		X		ei3		X	X	Port B7	
13	7	PD0/AIN0	I/O	C <sub>T</sub>		X	X		X	X	X	Port D0	ADC Analog Input 0
14	8	PD1/AIN1	I/O	C <sub>T</sub>		X	X		X	X	X	Port D1	ADC Analog Input 1
15	9	PD2/AIN2	I/O	C <sub>T</sub>		X	X		X	X	X	Port D2	ADC Analog Input 2
16	10	PD3/AIN3	I/O	C <sub>T</sub>		X	X		X	X	X	Port D3	ADC Analog Input 3
17	11	PD4/AIN4	I/O	C <sub>T</sub>		X	X		X	X	X	Port D4	ADC Analog Input 4
18	12	PD5/AIN5	I/O	C <sub>T</sub>		X	X		X	X	X	Port D5	ADC Analog Input 5
19	-	PD6/AIN6	I/O	C <sub>T</sub>		X	X		X	X	X	Port D6	ADC Analog Input 6
20	-	PD7/AIN7	I/O	C <sub>T</sub>		X	X		X	X	X	Port D7	ADC Analog Input 7
21	13	V <sub>AREF</sub> <sup>(1)</sup>	I									Analog Reference Voltage for ADC	
22	14	V <sub>SSA</sub> <sup>(1)</sup>	S									Analog Ground Voltage	
23	-	V <sub>DD_3</sub> <sup>(1)</sup>	S									Digital Main Supply Voltage	
24	-	V <sub>SS_3</sub> <sup>(1)</sup>	S									Digital Ground Voltage	

**Table 3. Device pin description (continued)**

Pin No.		Pin name	Type	Level		Port					Main function (after reset)	Alternate function					
LQFP64	LQFP44			Input	Output	Input			Output								
						float	wpu	int	ana	OD	PP						
25	15	PF0/MCO/AIN8	I/O	C <sub>T</sub>		X	ei1		X	X	X	Port F0	Main clock out (f <sub>osc</sub> /2)	ADC Analog Input 8			
26	16	PF1 (HS)/BEEP	I/O	C <sub>T</sub>	HS	X	ei1			X	X	Port F1	Beep signal output				
27	17	PF2 (HS)	I/O	C <sub>T</sub>	HS	X		ei1		X	X	Port F2					
28	-	PF3/OCMP2_A/AIN9	I/O	C <sub>T</sub>		X	X		X	X	X	Port F3	Timer A Output Compare 2	ADC Analog Input 9			
29	18	PF4/OCMP1_A/AIN10	I/O	C <sub>T</sub>		X	X		X	X	X	Port F4	Timer A Output Compare 1	ADC Analog Input 10			
30	-	PF5/ICAP2_A/AIN11	I/O	C <sub>T</sub>		X	X		X	X	X	Port F5	Timer A Input Capture 2	ADC Analog Input 11			
31	19	PF6(HS)/ICAP1_A	I/O	C <sub>T</sub>	HS	X	X			X	X	Port F6	Timer A Input Capture 1				
32	20	PF7(HS)/EXTCLK_A	I/O	C <sub>T</sub>	HS	X	X			X	X	Port F7	Timer A External Clock Source				
33	21	V <sub>DD_0</sub> <sup>(1)</sup>	S									Digital Main Supply Voltage					
34	22	V <sub>SS_0</sub> <sup>(1)</sup>	S									Digital Ground Voltage					
35	23	PC0/OCMP2_B/AIN12	I/O	C <sub>T</sub>		X	X		X	X	X	Port C0	Timer B Output Compare 2	ADC Analog Input 12			
36	24	PC1/OCMP1_B/AIN13	I/O	C <sub>T</sub>		X	X		X	X	X	Port C1	Timer B Output Compare 1	ADC Analog Input 13			
37	25	PC2(HS)/ICAP2_B	I/O	C <sub>T</sub>	HS	X	X			X	X	Port C2	Timer B Input Capture 2				
38	26	PC3(HS)/ICAP1_B	I/O	C <sub>T</sub>	HS	X	X			X	X	Port C3	Timer B Input Capture 1				
39	27	PC4/MISO/ICCDATA	I/O	C <sub>T</sub>		X	X			X	X	Port C4	SPI Master In / Slave Out Data	ICC Data Input			
40	28	PC5/MOSI/AIN14	I/O	C <sub>T</sub>		X	X		X	X	X	Port C5	SPI Master Out / Slave In Data	ADC Analog Input 14			

**Table 3. Device pin description (continued)**

Pin No.		Pin name	Type	Level		Port					Main function (after reset)	Alternate function				
LQFP64	LQFP44			Input	Output	Input			Output							
				float	wpu	int	ana	OD	PP							
41	29	PC6/SCK/ICCCLK	I/O	C <sub>T</sub>		X	X			X	X	Port C6	SPI Serial Clock	ICC Clock Output		
													<b>Caution:</b> Negative current injection not allowed on this pin (Flash devices only)			
42	30	PC7/SS/AIN15	I/O	C <sub>T</sub>		X	X	X	X	X	X	Port C7	SPI Slave Select (active low)	ADC Analog Input 15		
43	-	PA0	I/O	C <sub>T</sub>		X	ei0			X	X	Port A0				
44	-	PA1	I/O	C <sub>T</sub>		X	ei0			X	X	Port A1				
45	-	PA2	I/O	C <sub>T</sub>		X	ei0			X	X	Port A2				
46	31	PA3(HS)	I/O	C <sub>T</sub>	HS	X		ei0		X	X	Port A3				
47	32	V <sub>DD_1</sub> <sup>(1)</sup>	S									Digital Main Supply Voltage				
48	33	V <sub>SS_1</sub> <sup>(1)</sup>	S									Digital Ground Voltage				
49	34	PA4(HS)	I/O	C <sub>T</sub>	HS	X	X			X	X	Port A4				
50	35	PA5(HS)	I/O	C <sub>T</sub>	HS	X	X			X	X	Port A5				
51	36	PA6(HS)/SDAI	I/O	C <sub>T</sub>	HS	X				T		Port A6	I <sup>2</sup> C Data			
52	37	PA7(HS)/SCLI	I/O	C <sub>T</sub>	HS	X				T		Port A7	I <sup>2</sup> C Clock			
53	38	V <sub>PP</sub> / ICCSEL	I									Must be tied low. In Flash programming mode, this pin acts as the programming voltage input V <sub>PP</sub> . See <a href="#">Section 19.9.2: ICCSEL/VPP pin</a> for more details. High voltage must not be applied to ROM devices.				
54	39	RESET	I/O	C <sub>T</sub>								Top priority non-maskable interrupt				
55	-	EVD	I	A								External voltage detector				
56	-	TLI	I	C <sub>T</sub>			X					Top level interrupt input pin				
57	40	V <sub>SS_2</sub> <sup>(1)</sup>	S									Digital Ground Voltage				
58	41	OSC2 <sup>(2)</sup>	I/O									Resonator oscillator inverter output				
59	42	OSC1 <sup>(2)</sup>	I									External clock input or Resonator oscillator inverter input				
60	43	V <sub>DD_2</sub> <sup>(1)</sup>	S									Digital Main Supply Voltage				
61	44	PE0/TDO	I/O	C <sub>T</sub>		X	X			X	X	Port E0	SCI Transmit Data Out			
62	1	PE1/RDI	I/O	C <sub>T</sub>		X	X			X	X	Port E1	SCI Receive Data In			

**Table 3. Device pin description (continued)**

Pin No.		Pin name	Type	Level		Port					Main function (after reset)	Alternate function		
LQFP64	LQFP44			Input	Output	Input			Output					
				float	wpu	int	ana	OD	PP					
63	-	PE2 (Flash device)	I/O $C_T$			X						Port E2 <b>Caution:</b> In Flash devices this port is always input with weak pull-up.		
		PE2 (ROM device)			X					X	X	Port E2 <b>Caution:</b> In ROM devices, no weak pull-up present on this port. In LQFP44 this pin is not connected to an internal pull-up like other unbonded pins. It is recommended to configure it as output push-pull to avoid added current consumption.		
64	-	PE3	I/O $C_T$			X	X			X	X	Port E3		

1. It is mandatory to connect all available  $V_{DD}$  and  $V_{AREF}$  pins to the supply voltage and all  $V_{SS}$  and  $V_{SSA}$  pins to ground.
2. OSC1 and OSC2 pins connect a crystal/ceramic resonator or an external source to the on-chip oscillator; see [Section 6: Supply, reset and clock management](#) and [Section 19.5: Clock and timing characteristics on page 195](#) for more details.

Legend / Abbreviations for [Table 3](#):

Type:

I = input

O = output

S = supply

Input level:

A = dedicated analog input

In/Output level:

C = CMOS  $0.3V_{DD}/0.7V_{DD}$

$C_T$  = CMOS  $0.3V_{DD}/0.7V_{DD}$  with input trigger

Output level:

HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input:      float = floating  
wpu = weak pull-up  
int = interrupt<sup>(a)</sup>  
ana = analog
- Output:     OD = open-drain<sup>(b)</sup>  
PP = push-pull

- 
- a. In the interrupt input column, "eiX" defines the associated external interrupt vector. If the weak pull-up column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, otherwise the configuration is floating interrupt input.
  - b. In the open-drain output column, "T" defines a true open-drain I/O (P-Buffer and protection diode to  $V_{DD}$  are not implemented). See [Section 9: I/O ports on page 70](#) and [Section 19.8: I/O port pin characteristics on page 203](#) for more details.