mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





ST7LITE1

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, 4 TIMERS, SPI

Memories

- 4 Kbytes single voltage extended Flash (XFlash) Program memory with read-out protection, In-Circuit Programming and In-Application programming (ICP and IAP). 10K write/ erase cycles guaranteed, data retention: 20 years at 55°C.
- 256 bytes RAM
- 128 bytes data E²PROM with read-out protection. 300K write/erase cycles guaranteed, data retention: 20 years at 55°C.


Clock, Reset and Supply Management

- Enhanced reset system
- Enhanced low voltage supervisor (LVD) for main supply and an auxiliary voltage detector (AVD) with interrupt capability for implementing safe power-down procedures
- Clock sources: Internal 1% RC oscillator (on some devices), crystal/ceramic resonator or external clock
- Internal 32-MHz input clock for Auto-reload timer
- Optional x4 or x8 PLL for 4 or 8 MHz internal clock
- Five Power Saving Modes: Halt, Active-Halt, Auto Wake-up from Halt, Wait and Slow

I/O Ports

- Up to 15 multifunctional bidirectional I/O lines
- 7 high sink outputs
- 4 Timers
 - Configurable watchdog timer
 - Two 8-bit Lite Timers with prescaler,

Device Summary



1 realtime base and 1 input capture

- One 12-bit Auto-reload Timer with 4 PWM outputs, input capture and output compare functions
- Communication Interface
 - SPI synchronous serial interface

Interrupt Management

- 12 interrupt vectors plus TRAP and RESET
- 15 external interrupt lines (on 4 vectors)

A/D Converter

- 7 input channels
- Fixed gain Op-amp
- 13-bit precision for 0 to 430 mV (@ 5V V_{DD})
- 10-bit precision for 430 mV to 5V (@ 5V V_{DD})

Instruction Set

- 8-bit data manipulation
- 63 basic instructions
- 17 main addressing modes
- 8 x 8 unsigned multiply instructions

Development Tools

- Full hardware/software development package
- ICD (Debug Module)

Features	ST7LITE10	ST7LITE15	ST7LITE19					
Program memory - bytes		4K						
RAM (stack) - bytes		256 (128)						
Data EEPROM - bytes	-	-	128					
Peripherals	Lite Timer with Watchdog,Lite Timer with Watchdog,Autoreload Timer, SPI,Autoreload Timer with 32-MHz input clock10-bit ADC with Op-AmpSPI, 10-bit ADC with Op-Amp							
Operating Supply		2.4V to 5.5V						
CPU Frequency	Up to 8Mhz (w/ ext OSC up to 16MHz)							
Operating Temperature		-40°C to +85°C						
Packages	SO20 300", DIP20							

DATASHEET

Table of Contents

4.1 INTRODUCTION 12 4.2 MAIN FEATURES 12 4.3 PROGRAMMING MODES 12 4.4 ICC INTERFACE 13 4.5 MEMORY PROTECTION 14 4.6 RELATED DOCUMENTATION 14 4.7 REGISTER DESCRIPTION 14 5 DATA EEPROM 15 5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 6.4 INTRODUCTION 20 6.3 CPU REGISTERS 20 7.4<	2 PIN DE 3 REGIS	DUCTION ESCRIPTION TER & MEMORY MAP I PROGRAM MEMORY	6 9
4.3 PROGRAMMING MODES 12 4.4 ICC INTERFACE 13 4.5 MEMORY PROTECTION 14 4.6 RELATED DOCUMENTATION 14 4.7 REGISTER DESCRIPTION 14 5 DOCUMENTATION 14 5 TREGISTER DESCRIPTION 14 5 DOUBLICTION 15 5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 0 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 6.4 OPU REGISTERS 20 6.3 CPU REGISTERS 20 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 </th <th>4.1</th> <th>INTRODUCTION</th> <th>12</th>	4.1	INTRODUCTION	12
4.4 ICC INTERFACE 13 4.5 MEMORY PROTECTION 14 4.6 RELATED DOCUMENTATION 14 4.7 REGISTER DESCRIPTION 14 5 DATA EEPROM 15 5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 6.3 CPU REGISTERS 20 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER	4.2	MAIN FEATURES	12
4.5 MEMORY PROTECTION 14 4.6 RELATED DOCUMENTATION 14 4.7 REGISTER DESCRIPTION 14 5 DATA EEPROM 15 5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 6.3 CPU REGISTERS 20 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI)	4.3	PROGRAMMING MODES	12
4.6 RELATED DOCUMENTATION 14 4.7 REGISTER DESCRIPTION 14 5 DATA EEPROM 15 5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7.4 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8.1 NON MASKA	4.4	ICC INTERFACE	13
4.7 REGISTER DESCRIPTION 14 5 DATA EEPROM 15 5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7.4 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPT	4.5	MEMORY PROTECTION	14
5 DATA EEPROM 15 5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7.4 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUP	4.6	RELATED DOCUMENTATION	14
5.1 INTRODUCTION 15 5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 </td <td>4.7</td> <td>REGISTER DESCRIPTION</td> <td>14</td>	4.7	REGISTER DESCRIPTION	14
5.2 MAIN FEATURES 15 5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 6.3 CPU REGISTERS 20 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34	5 DATA	EEPROM	15
5.3 MEMORY ACCESS 16 5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 6.3 CPU REGISTERS 20 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34	5.1		
5.4 POWER SAVING MODES 18 5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7 SUPPLY, RESET AND CLOCK MANAGEMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34	5.2		
5.5 ACCESS ERROR HANDLING 18 5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7.4 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34	5.3		
5.6 DATA EEPROM READ-OUT PROTECTION 18 5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7 SUPPLY, RESET AND CLOCK MANAGEMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34	5.4		
5.7 REGISTER DESCRIPTION 19 6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7 SUPPLY, RESET AND CLOCK MANAGEMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34	5.5		
6 CENTRAL PROCESSING UNIT 20 6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7 SUPPLY, RESET AND CLOCK MANAGEMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34	5.6		
6.1 INTRODUCTION 20 6.2 MAIN FEATURES 20 6.3 CPU REGISTERS 20 7 SUPPLY, RESET AND CLOCK MANAGEMENT 23 7.1 INTERNAL RC OSCILLATOR ADJUSTMENT 23 7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34	•••		
6.2MAIN FEATURES206.3CPU REGISTERS207 SUPPLY, RESET AND CLOCK MANAGEMENT237.1INTERNAL RC OSCILLATOR ADJUSTMENT237.2PHASE LOCKED LOOP237.3REGISTER DESCRIPTION247.4MULTI-OSCILLATOR (MO)267.5RESET SEQUENCE MANAGER (RSM)277.6SYSTEM INTEGRITY MANAGEMENT (SI)298INTERRUPTS348.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34			-
6.3CPU REGISTERS207 SUPPLY, RESET AND CLOCK MANAGEMENT237.1INTERNAL RC OSCILLATOR ADJUSTMENT237.2PHASE LOCKED LOOP237.3REGISTER DESCRIPTION247.4MULTI-OSCILLATOR (MO)267.5RESET SEQUENCE MANAGER (RSM)277.6SYSTEM INTEGRITY MANAGEMENT (SI)298INTERRUPTS348.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34	••••		
7 SUPPLY, RESET AND CLOCK MANAGEMENT237.1INTERNAL RC OSCILLATOR ADJUSTMENT237.2PHASE LOCKED LOOP237.3REGISTER DESCRIPTION247.4MULTI-OSCILLATOR (MO)267.5RESET SEQUENCE MANAGER (RSM)277.6SYSTEM INTEGRITY MANAGEMENT (SI)298INTERRUPTS348.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34	-		
7.1INTERNAL RC OSCILLATOR ADJUSTMENT237.2PHASE LOCKED LOOP237.3REGISTER DESCRIPTION247.4MULTI-OSCILLATOR (MO)267.5RESET SEQUENCE MANAGER (RSM)277.6SYSTEM INTEGRITY MANAGEMENT (SI)298INTERRUPTS348.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34			
7.2 PHASE LOCKED LOOP 23 7.3 REGISTER DESCRIPTION 24 7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34			
7.3REGISTER DESCRIPTION247.4MULTI-OSCILLATOR (MO)267.5RESET SEQUENCE MANAGER (RSM)277.6SYSTEM INTEGRITY MANAGEMENT (SI)298 INTERRUPTS348.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34			
7.4 MULTI-OSCILLATOR (MO) 26 7.5 RESET SEQUENCE MANAGER (RSM) 27 7.6 SYSTEM INTEGRITY MANAGEMENT (SI) 29 8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34			
7.5RESET SEQUENCE MANAGER (RSM)277.6SYSTEM INTEGRITY MANAGEMENT (SI)298 INTERRUPTS348.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34			
7.6SYSTEM INTEGRITY MANAGEMENT (SI)298 INTERRUPTS348.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34			
8 INTERRUPTS 34 8.1 NON MASKABLE SOFTWARE INTERRUPT 34 8.2 EXTERNAL INTERRUPTS 34 8.3 PERIPHERAL INTERRUPTS 34			
8.1NON MASKABLE SOFTWARE INTERRUPT348.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34			
8.2EXTERNAL INTERRUPTS348.3PERIPHERAL INTERRUPTS34			
8.3 PERIPHERAL INTERRUPTS 34	••••		
	-		
9 POWER SAVING MODES			
9.1 INTRODUCTION			
9.2 SLOW MODE			
9.2 SLOW MODE	-		
9.3 WAIT MODE			
9.4 HALT MODE	-		
9.6 AUTO WAKE UP FROM HALT MODE			

Table of Contents

_

10 I/	0 PC	DRTS	46
1	0.1	INTRODUCTION	46
1	0.2	FUNCTIONAL DESCRIPTION	46
1	0.3	I/O PORT IMPLEMENTATION	49
1	0.4	UNUSED I/O PINS	49
1	0.5	LOW POWER MODES	49
1	0.6	INTERRUPTS	49
1	0.7	DEVICE-SPECIFIC I/O PORT CONFIGURATION	50
		HIP PERIPHERALS	
		WATCHDOG TIMER (WDG)	
		12-BIT AUTORELOAD TIMER 2 (AT2)	
1	1.3	LITE TIMER 2 (LT2)	65
1	1.4	SERIAL PERIPHERAL INTERFACE (SPI)	70
1	1.5	10-BIT A/D CONVERTER (ADC)	81
		ST7 ADDRESSING MODES	
		INSTRUCTION GROUPS	
		PARAMETER CONDITIONS	
		ABSOLUTE MAXIMUM RATINGS	
		OPERATING CONDITIONS	
1		SUPPLY CURRENT CHARACTERISTICS	
1		CLOCK AND TIMING CHARACTERISTICS 1	
1	3.6	MEMORY CHARACTERISTICS 1	02
1	3.7	EMC CHARACTERISTICS 1	03
1	3.8	I/O PORT PIN CHARACTERISTICS 1	80
1	3.9	CONTROL PIN CHARACTERISTICS 1	13
1	3.10	COMMUNICATION INTERFACE CHARACTERISTICS 1	14
		10-BIT ADC CHARACTERISTICS 1	
14 P		AGE CHARACTERISTICS 1	
1		PACKAGE MECHANICAL DATA 1	
1	4.2	SOLDERING AND GLUEABILITY INFORMATION 1	22
		CE CONFIGURATION AND ORDERING INFORMATION	
		OPTION BYTES 1	
		DEVICE ORDERING INFORMATION 1	
		DEVELOPMENT TOOLS 1	
		ST7 APPLICATION NOTES 1	
		RTANT NOTES	
		EXECUTION OF BTJX INSTRUCTION 1	
		ADC CONVERSION SPURIOUS RESULTS 1	
1	6.3	A/ D CONVERTER ACCURACY FOR FIRST CONVERSION 1	29



Table of Contents

17 SUMMARY OF CHANGES 130

To obtain the most recent version of this datasheet, please check at www.st.com>products>technical literature>datasheet

Please also pay special attention to the Section "IMPORTANT NOTES" on page 129.

1 INTRODUCTION

The ST7LITE1 is a member of the ST7 microcontroller family. All ST7 devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.

The ST7LITE1 features FLASH memory with byte-by-byte In-Circuit Programming (ICP) and In-Application Programming (IAP) capability.

Under software control, the ST7LITE1 device can be placed in WAIT, SLOW, or HALT mode, reducing power consumption when the application is in idle or standby state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to

software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

For easy reference, all parametric data are located in section 13 on page 91. The devices feature an on-chip Debug Module (DM) to support in-circuit debugging (ICD). For a description of the DM registers, refer to the ST7 ICC Protocol Reference Manual.




Figure 1. General Block Diagram

2 PIN DESCRIPTION

Figure 2. 20-Pin SO Package Pinout





Figure 3. 20-Pin DIP Package Pinout





PIN DESCRIPTION (Cont'd)

Legend / Abbreviations for Table 1:

Туре:	I = input, O = output, S = supply
In/Output level:	C_T = CMOS 0.3 V_{DD} /0.7 V_{DD} with input trigger
Output level:	HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt, ana = analog

- Output: OD = open drain, PP = push-pull

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

Pin	No.			Le	vel		Ро	rt / C	ontr	ol		Main			
20	20	Pin Name	Type	ut	out		Inp	out		Out	put	Function	Alternate Function		
S020	DIP20			Input	Output	float	ndw	int	ana	OD	РР	(after reset)			
1	16	V _{SS}	S									Ground			
2	17	V _{DD}	S									Main power	supply		
3	18	RESET	I/O	CT			х			х		Top priority i low)	on maskable interrupt (active		
4	19	PB0/AIN0/SS	I/O	(C _T	x			х	х	х	Port B0	ADC Analog Input 0 or SPI Slave Select (active low)		
5	20	PB1/AIN1/SCK	I/O	C	C _T	x	ei	3	х	х	х	Port B1	ADC Analog Input 1 or SPI Se- rial Clock		
6	1	PB2/AIN2/MISO	I/O	C	C _T	x			ADC Analog Input 2 or SPI Master In/ Slave Out Data						
7	2	PB3/AIN3/MOSI	I/O	(C _T			ADC Analog Input 3 or SPI Master Out / Slave In Data							
8	3	PB4/AIN4/CLKIN	I/O	C _T		X ei2		2	х	х	х	Port B4	ADC Analog Input 4 or Exter- nal clock input		
9	4	PB5/AIN5	I/O	(C _T	Х			Х	Х	Х	Port B5	ADC Analog Input 5		
10	5	PB6/AIN6	I/O	C	C _T	Х			Х	х	Х	Port B6	ADC Analog Input 6		
11	6	PA7	I/O	C_T	HS	Х	ei	1		Х	Х	Port A7			
12	7	PA6 /MCO/				х	ei	4		x	x	Port A6	Main Clock Output or In Circuit Communication Clock or Ex- ternal BREAK Caution: During reset, this pin must be held at high level to		
12		ICCCLK/BREAK	I/O	,	Cτ	~	e						avoid entering ICC mode un- expectedly (this is guaranteed by the internal pull-up if the ap- plication leaves the pin float- ing).		

Table 1. Device Pin Description

Pin	No.			Level			Port / C		ontr	ol		Main			
50	20	Pin Name	ype	rt	out		Inp	out		Out	put	Function	Alternate Function		
SO20	DIP20		F	Input	Output	float	ndm	int	ana	OD	РР	(after reset)			
13	8	PA5 / ICCDATA	I/O	CT	HS	x	X ei1			х	х	Port A5	In Circuit Communication Data		
14	9	PA4	I/O	C_T	HS	х				Х	Х	Port A4			
15	10	PA3/ATPWM1	I/O	C_T	HS	Х	X			Х	Х	Port A3	Auto-Reload Timer PWM1		
16	11	PA2/ATPWM0	I/O	\mathbf{C}_{T}	HS	Х				Х	Х	Port A2	Auto-Reload Timer PWM0		
17	12	PA1/ATIC	I/O	CT	HS	x	e	i0		х	Х	Port A1	Auto-Reload Timer Input Cap- ture		
18	13	PA0/LTIC	I/O	C_T	HS	Х				Х	х	Port A0	Lite Timer Input Capture		
19	14	OSC2	0									Resonator o	oscillator inverter output		
20	15	OSC1/CLKIN	I									Resonator o nal clock inp	oscillator inverter input or Exter- out		

3 REGISTER & MEMORY MAP

As shown in Figure 4, the MCU is capable of addressing 64K bytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, 256 bytes of RAM, 128 bytes of data EEPROM and 4 Kbytes of flash program memory. The RAM space includes up to 128 bytes for the stack from 180h to 1FFh.

The highest address bytes contain the user reset and interrupt vectors.

The Flash memory contains two sectors (see Figure 4) mapped in the upper part of the ST7 ad-

dressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

The size of Flash Sector 0 and other device options are configurable by Option byte (refer to section 15.1 on page 123).

IMPORTANT: Memory locations marked as "Reserved" must never be accessed. Accessing a reseved area can have unpredictable effects on the device.




Figure 4. Memory Map

Table 2. Hardware Register Map

Address	Block	Register Label	Register Name	Reset Status	Remarks
0000h		PADR	Port A Data Register	FFh ¹⁾	R/W
0001h	Port A	PADDR	Port A Data Direction Register	00h	R/W
0002h		PAOR	Port A Option Register	40h	R/W
0003h		PBDR	Port B Data Register	FFh ¹⁾	R/W
0004h	Port B	PBDDR	Port B Data Direction Register	00h	R/W
0005h		PBOR	Port B Option Register	00h	R/W ²⁾
0006h 0007h			Reserved Area (2 bytes)		·
0008h		LTCSR2	Lite Timer Control/Status Register 2	0Fh	R/W
0009h	LITE	LTARR	Lite Timer Auto-reload Register	00h	R/W
000Ah	TIMER 2	LTCNTR	Lite Timer Counter Register	00h	Read Only
000Bh	TIMER 2	LTCSR1	Lite Timer Control/Status Register 1	0X00 0000h	R/W
000Ch		LTICR	Lite Timer Input Capture Register	xxh	Read Only
000Dh		ATCSR	Timer Control/Status Register	0X00 0000h	R/W
000Eh		CNTRH	Counter Register High	00h	Read Only
000Fh		CNTRL	Counter Register Low	00h	Read Only
0010h		ATRH	Auto-Reload Register High	00h	R/W
0011h		ATRL	Auto-Reload Register Low	00h	R/W
0012h		PWMCR	PWM Output Control Register	00h	R/W
0013h		PWM0CSR	PWM 0 Control/Status Register	00h	R/W
0014h		PWM1CSR	PWM 1 Control/Status Register	00h	R/W
0015h		PWM2CSR	PWM 2 Control/Status Register	00h	R/W
0016h	AUTO-	PWM3CSR	PWM 3 Control/Status Register	00h	R/W
0017h	RELOAD	DCR0H	PWM 0 Duty Cycle Register High	00h	R/W
0018h	TIMER 2	DCR0L	PWM 0 Duty Cycle Register Low	00h	R/W
0019h		DCR1H	PWM 1 Duty Cycle Register High	00h	R/W
001Ah		DCR1L	PWM 1 Duty Cycle Register Low	00h	R/W
001Bh		DCR2H	PWM 2 Duty Cycle Register High	00h	R/W
001Ch		DCR2L	PWM 2 Duty Cycle Register Low	00h	R/W
001Dh		DCR3H	PWM 3 Duty Cycle Register High	00h	R/W
001Eh		DCR3L	PWM 3 Duty Cycle Register Low	00h	R/W
001Fh		ATICRH	Input Capture Register High	00h	Read Only
0020h		ATICRL	Input Capture Register Low	00h	Read Only
0021h		TRANCR	Transfer Control Register	01h	R/W
0022h		BREAKCR	Break Control Register	00h	R/W
0023h to 002Dh		I	Reserved area (11 bytes)		Ι
002Eh	WDG	WDGCR	Watchdog Control Register	7Fh	R/W
0002Fh	FLASH	FCSR	Flash Control/Status Register	00h	R/W
00030h	EEPROM	EECSR	Data EEPROM Control/Status Register	00h	R/W
0031h		SPIDR	SPI Data I/O Register	xxh	R/W
0032h	SPI	SPICR	SPI Control Register	0xh	R/W
0033h		SPICSR	SPI Control Status Register	00h	R/W
0034h		ADCCSR	A/D Control Status Register	00h	R/W
0035h	ADC	ADCDRH	A/D Data Register High	xxh	Read Only
000011			A/D Amplifier Control/Data Low Register		



Address	Block	Register Label	Register Name	Reset Status	Remarks				
0037h	ITC	EICR	External Interrupt Control Register	00h	R/W				
0038h	MCC	MCCSR	Main Clock Control/Status Register	00h	R/W				
0039h 003Ah	Clock and Reset	RCCR SICSR	RC oscillator Control Register System Integrity Control/Status Register	FFh 0000 0XX0h	R/W R/W				
003Bh			Reserved area (1 byte)						
003Ch	ITC	EISR	External Interrupt Selection Register	0Ch	R/W				
003Dh to 0048h	Reserved area (12 bytes)								
0049h 004Ah	AWU	AWUPR AWUCSR	AWU Prescaler Register AWU Control/Status Register	FFh 00h	R/W R/W				
004Bh 004Ch 004Dh 004Eh 004Fh 0050h	DM ³⁾	DMCR DMSR DMBK1H DMBK1L DMBK2H DMBK2L	DM Control Register DM Status Register DM Breakpoint Register 1 High DM Breakpoint Register 1 Low DM Breakpoint Register 2 High DM Breakpoint Register 2 Low	00h 00h 00h 00h 00h 00h	R/W R/W R/W R/W R/W				
0051h to 007Fh		1	Reserved area (47 bytes)	1	1				

Legend: x=undefined, R/W=read/write

Notes:

57

1. The contents of the I/O port DR registers are readable only in output configuration. In input configuration, the values of the I/O pins are returned instead of the DR register contents.

2. The bits associated with unavailable pins must always keep their reset value.

3. For a description of the Debug Module registers, see ICC reference manual.

4 FLASH PROGRAM MEMORY

4.1 Introduction

The ST7 single voltage extended Flash (XFlash) is a non-volatile memory that can be electrically erased and programmed either on a byte-by-byte basis or up to 32 bytes in parallel.

The XFlash devices can be programmed off-board (plugged in a programming tool) or on-board using In-Circuit Programming or In-Application Programming.

The array matrix organisation allows each sector to be erased and reprogrammed without affecting other sectors.

4.2 Main Features

- ICP (In-Circuit Programming)
- IAP (In-Application Programming)
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Sector 0 size configurable by option byte
- Read-out and write protection against piracy

4.3 PROGRAMMING MODES

The ST7 can be programmed in three different ways:

- Insertion in a programming tool. In this mode, FLASH sectors 0 and 1, option byte row and data EEPROM (if present) can be programmed or erased.
- In-Circuit Programming. In this mode, FLASH sectors 0 and 1, option byte row and data EEPROM (if present) can be programmed or erased without removing the device from the application board.
- In-Application Programming. In this mode, sector 1 and data EEPROM (if present) can be programmed or erased without removing

the device from the application board and while the application is running.

4.3.1 In-Circuit Programming (ICP)

ICP uses a protocol called ICC (In-Circuit Communication) which allows an ST7 plugged on a printed circuit board (PCB) to communicate with an external programming device connected via cable. ICP is performed in three steps:

Switch the ST7 to ICC mode (In-Circuit Communications). This is done by driving a specific signal sequence on the ICCCLK/DATA pins while the RESET pin is pulled low. When the ST7 enters ICC mode, it fetches a specific RESET vector which points to the ST7 System Memory containing the ICC protocol routine. This routine enables the ST7 to receive bytes from the ICC interface.

- Download ICP Driver code in RAM from the ICCDATA pin
- Execute ICP Driver code in RAM to program the FLASH memory

Depending on the ICP Driver code downloaded in RAM, FLASH memory programming can be fully customized (number of bytes to program, program locations, or selection of the serial communication interface for downloading).

4.3.2 In Application Programming (IAP)

This mode uses an IAP Driver program previously programmed in Sector 0 by the user (in ICP mode).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored etc.)

IAP mode can be used to program any memory areas except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.



FLASH PROGRAM MEMORY (Cont'd)

4.4 ICC interface

ICP needs a minimum of 4 and up to 6 pins to be connected to the programming tool. These pins are:

- RESET: device reset
- V_{SS}: device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input serial data pin
- OSC1: main clock input for external source (not required on devices without OSC1/OSC2 pins)
- $V_{DD}\!\!:$ application board power supply (optional, see Note 3)

Notes:

57/

1. If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to be implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.

2. During the IC<u>P session</u>, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the appli-

cation reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor<1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R>1K or a reset management IC with open drain output and pull-up resistor>1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.

3. The use of Pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.

4. Pin 9 has to be connected to the OSC1 pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.

5. During reset, this pin must be held at high level to avoid entering ICC mode unexpectedly (this is guaranteed by the internal pull-up if the application leaves the pin floating).




Figure 5. Typical ICC Interface

FLASH PROGRAM MEMORY (Cont'd)

4.5 Memory Protection

There are two different types of memory protection: Read Out Protection and Write/Erase Protection which can be applied individually.

4.5.1 Read out Protection

Read out protection, when selected, makes it impossible to extract the memory content from the microcontroller, thus preventing piracy. Both program and data E^2 memory are protected.

In flash devices, this protection is removed by reprogramming the option. In this case, both program and data E^2 memory are automatically erased and the device can be reprogrammed.

Read-out protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.

4.5.2 Flash Write/Erase Protection

Write/erase protection, when set, makes it impossible to both overwrite and erase program memory. It does not apply to E^2 data. Its purpose is to provide advanced security to applications and prevent any change being made to the memory content.

Warning: Once set, Write/erase protection can never be removed. A write-protected flash device is no longer reprogrammable.

Write/erase protection is enabled through the FMP_W bit in the option byte.

4.6 Related Documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

4.7 Register Description

FLASH CONTROL/STATUS REGISTER (FCSR) Read/Write

Reset Value: 000 0000 (00h) 1st RASS Key: 0101 0110 (56h) 2nd RASS Key: 1010 1110 (AEh)

7							0
0	0	0	0	0	OPT	LAT	PGM

Note: This register is reserved for programming using ICP, IAP or other programming methods. It controls the XFlash programming and erasing operations.

When an EPB or another programming tool is used (in socket or ICP mode), the RASS keys are sent automatically.

5 DATA EEPROM

5.1 INTRODUCTION

57

The Electrically Erasable Programmable Read Only Memory can be used as a non volatile backup for storing data. Using the EEPROM requires a basic access protocol described in this chapter.

5.2 MAIN FEATURES

- Up to 32 Bytes programmed in the same cycle
- EEPROM mono-voltage (charge pump)
- Chained erase and programming cycles
- Internal control of the global programming cycle duration
- WAIT mode management
- Readout protection against piracy




Figure 6. EEPROM Block Diagram

5.3 MEMORY ACCESS

The Data EEPROM memory read/write access modes are controlled by the E2LAT bit of the EEP-ROM Control/Status register (EECSR). The flowchart in Figure 7 describes these different memory access modes.

Read Operation (E2LAT=0)

The EEPROM can be read as a normal ROM location when the E2LAT bit of the EECSR register is cleared. In a read cycle, the byte to be accessed is put on the data bus in less than 1 CPU clock cycle. This means that reading data from EEPROM takes the same time as reading data from EPROM, but this memory cannot be used to execute machine code.

Write Operation (E2LAT=1)

To access the write mode, the E2LAT bit has to be set by software (the E2PGM bit remains cleared). When a write access to the EEPROM area occurs,

Figure 7. Data EEPROM Programming Flowchart

the value is latched inside the 32 data latches according to its address.


When PGM bit is set by the software, all the previous bytes written in the data latches (up to 32) are programmed in the EEPROM cells. The effective high address (row) is determined by the last EEP-ROM write sequence. To avoid wrong programming, the user must take care that all the bytes written between two programming sequences have the same high address: only the five Least Significant Bits of the address can change.

At the end of the programming cycle, the PGM and LAT bits are cleared simultaneously.

Note: Care should be taken during the programming cycle. Writing to the same memory location will over-program the memory (logical AND between the two write access data result) because the data latches are only cleared at the end of the programming cycle and by the falling edge of the E2LAT bit.

57

It is not possible to read the latched data. This note is ilustrated by the Figure 9.



57




Figure 8. Data E²PROM Write Operation

Note: If a programming cycle is interrupted (by software or a reset action), the integrity of the data in memory is not guaranteed.

5.4 POWER SAVING MODES

Wait mode

The DATA EEPROM can enter WAIT mode on execution of the WFI instruction of the microcontroller or when the microcontroller enters Active-HALT mode. The DATA EEPROM will immediately enter this mode if there is no programming in progress, otherwise the DATA EEPROM will finish the cycle and then enter WAIT mode.

Active-Halt mode

Refer to Wait mode.

Halt mode

The DATA EEPROM immediately enters HALT mode if the microcontroller executes the HALT instruction. Therefore the EEPROM will stop the function in progress, and data may be corrupted.

5.5 ACCESS ERROR HANDLING

If a read access occurs while E2LAT=1, then the data bus will not be driven.

If a write access occurs while E2LAT=0, then the data on the bus will not be latched.

If a programming cycle is interrupted (by software/ RESET action), the memory data will not be guaranteed.

5.6 Data EEPROM Read-out Protection

The read-out protection is enabled through an option bit (see section 15.1 on page 123).

When this option is selected, the programs and data stored in the EEPROM memory are protected against read-out piracy (including a re-write protection). In Flash devices, when this protection is removed by reprogramming the Option Byte, the entire Program memeory and EEPROM is first automatically erased.

Note: Both Program Memory and data EEPROM are protected using the same option bit.

57




Figure 9. Data EEPROM Programming Cycle

5.7 REGISTER DESCRIPTION

EEPROM CONTROL/STATUS REGISTER (EEC-SR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	E2LAT I	E2PGM

Bits 7:2 = Reserved, forced by hardware to 0.

Bit 1 = E2LAT Latch Access Transfer

This bit is set by software. It is cleared by hardware at the end of the programming cycle. It can only be cleared by software if the E2PGM bit is cleared.

0: Read mode

1: Write mode

<u>۲</u>۲

Bit 0 = **E2PGM** *Programming control and status*

This bit is set by software to begin the programming cycle. At the end of the programming cycle, this bit is cleared by hardware.

0: Programming finished or not yet started

1: Programming cycle is in progress

Note: if the E2PGM bit is cleared during the programming cycle, the memory data is not guaranteed

Table 3. DATA EEPROM Register Map and Reset Values

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0030h	EECSR Reset Value	0	0	0	0	0	0	E2LAT 0	E2PGM 0

6 CENTRAL PROCESSING UNIT

6.1 INTRODUCTION

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

6.2 MAIN FEATURES

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

6.3 CPU REGISTERS

The 6 CPU registers shown in Figure 10 are not present in the memory mapping and are accessed by specific instructions.

Figure 10. CPU Registers

Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.


Index Registers (X and Y)

In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

Program Counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).





CPU REGISTERS (Cont'd) CONDITION CODE REGISTER (CC)

Read/Write

Reset Value: 111x1xxx

7							0
1	1	1	н	Ι	Ν	Z	С

The 8-bit Condition Code register contains the interrupt mask and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

Bit 4 = H Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instructions.

0: No half carry has occurred.

1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 3 = I Interrupt mask.

This bit is set by hardware when entering in interrupt or by software to disable all interrupts except the TRAP software interrupt. This bit is cleared by software.

0: Interrupts are enabled.

1: Interrupts are disabled.

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNM instructions.

Note: Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptable

because the I bit is set by hardware at the start of the routine and reset by the IRET instruction at the end of the routine. If the I bit is cleared by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.

Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7th bit of the result.

0: The result of the last operation is positive or null. 1: The result of the last operation is negative

(i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

Bit 1 = **Z** Zero.

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

- 0: The result of the last operation is different from zero.
- 1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

Bit 0 = C Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation. 0: No overflow or underflow has occurred.


1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

CPU REGISTERS (Cont'd) STACK POINTER (SP)

Read/Write

Reset Value: 01FFh



The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see Figure 11).

Since the stack is 128 bytes deep, the 9 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP6 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

Figure 11. Stack Manipulation Examp	le
-------------------------------------	----


Note: When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location pointed to by the SP. Then the other registers are stored in the next locations as shown in Figure 11.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.

57/



7 SUPPLY, RESET AND CLOCK MANAGEMENT

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components.

Main features

- Clock Management
 - 1 MHz internal RC oscillator (enabled by option byte, available on ST7LITE15 and ST7LITE19 devices only)
 - 1 to 16 MHz or 32kHz External crystal/ceramic resonator (selected by option byte)
 - External Clock Input (enabled by option byte)
 - PLL for multiplying the frequency by 8 or 4 (enabled by option byte)
 - For clock ART counter only: PLL32 for multiplying the 8 MHz frequency by 4 (enabled by option byte). The 8 MHz input frequency is mandatory and can be obtained in the following ways:
 - –1 MHz RC + PLLx8
 - –16 MHz external clock (internally divided by 2)
 - –2 MHz. external clock (internally divided by 2) + PLLx8
 - -Crystal oscillator with 16 MHz output frequency (internally divided by 2)
- Reset Sequence Manager (RSM)
- System Integrity Management (SI)
 - Main supply Low voltage detection (LVD) with reset generation (enabled by option byte)
 - Auxiliary Voltage detector (AVD) with interrupt capability for monitoring the main supply (enabled by option byte)

7.1 INTERNAL RC OSCILLATOR ADJUSTMENT

The device contains an internal RC oscillator with an accuracy of 1% for a given device, temperature and voltage range (4.5V-5.5V). It must be calibrated to obtain the frequency required in the application. This is done by software writing a calibration value in the RCCR (RC Control Register).

Whenever the microcontroller is reset, the RCCR returns to its default value (FFh), i.e. each time the device is reset, the calibration value must be loaded in the RCCR. Predefined calibration values are stored in EEPROM for 3 and 5V V_{DD} supply voltages at 25°C, as shown in the following table.

RCCR	Conditions	ST7LITE19	ST7LITE15	
RUCK	Conultions	Address	Address	
RCCR0	V _{DD} =5V T _A =25°C f _{RC} =1MHz	1000h and FFDEh	FFDEh	
RCCR1	V _{DD} =3V T _A =25°C f _{RC} =700KHz	1001h and FFDFh	FFDFh	

Note:

- See "ELECTRICAL CHARACTERISTICS" on page 91. for more information on the frequency and accuracy of the RC oscillator.
- To improve clock stability, it is recommended to place a decoupling capacitor between the $\rm V_{DD}$ and $\rm V_{SS}$ pins.
- These two bytes are systematically programmed by ST, including on FASTROM devices. Consequently, customers intending to use FASTROM service must not use these two bytes.
- RCCR0 and RCCR1 calibration values will be erased if the read-out protection bit is reset after it has been set. See "Read out Protection" on page 14.

Caution: If the voltage or temperature conditions change in the application, the frequency may need to be recalibrated.

Refer to application note AN1324 for information on how to calibrate the RC frequency using an external reference signal.

7.2 PHASE LOCKED LOOP

The PLL can be used to multiply a 1MHz frequency from the RC oscillator or the external clock by 4 or 8 to obtain f_{OSC} of 4 or 8 MHz. The PLL is enabled and the multiplication factor of 4 or 8 is selected by 2 option bits.

- The x4 PLL is intended for operation with V_{DD} in the 2.4V to 3.3V range
- The x8 PLL is intended for operation with $\rm V_{DD}$ in the 3.3V to 5.5V range


Refer to Section 15.1 for the option byte description.

If the PLL is disabled and the RC oscillator is enabled, then $f_{OSC} = 1MHz$.

If both the RC oscillator and the PLL are disabled, f_{OSC} is driven by the external clock.

PHASE LOCKED LOOP (Cont'd)

Figure 12. PLL Output Frequency Timing Diagram



When the PLL is started, after reset or wakeup from Halt mode or AWUFH mode, it outputs the clock after a delay of t_{STARTUP} .

When the PLL output signal reaches the operating frequency, the LOCKED bit in the SICSCR register is set. Full PLL accuracy (ACC_{PLL}) is reached after a stabilization time of t_{STAB} (see Figure 12 and 13.3.4 Internal RC Oscillator and PLL)

Refer to section 7.6.4 on page 33 for a description of the LOCKED bit in the SICSR register.

7.3 REGISTER DESCRIPTION

MAIN CLOCK CONTROL/STATUS REGISTER (MCCSR)

Read / Write Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	мсо	SMS

Bits 7:2 = Reserved, must be kept cleared.

Bit 1 = MCO Main Clock Out enable

This bit is read/write by software and cleared by hardware after a reset. This bit allows to enable the MCO output clock.

- 0: MCO clock disabled, I/O port free for general purpose I/O.
- 1: MCO clock enabled.

Bit 0 = SMS Slow Mode select

This bit is read/write by software and cleared by hardware after a reset. This bit selects the input clock f_{OSC} or $f_{OSC}/32$.

0: Normal mode (f_{CPU =} f_{OSC}

1: Slow mode ($f_{CPU} = f_{OSC}/32$)

RC CONTROL REGISTER (RCCR)

Read / Write

Reset Value: 1111 1111 (FFh)

7							0
CR70	CR60	CR50	CR40	CR30	CR20	CR10	CR0

Bits 7:0 = **CR[7:0]** *RC* Oscillator Frequency Adjustment Bits

These bits must be written immediately after reset to adjust the RC oscillator frequency and to obtain an accuracy of 1%. The application can store the correct value for each voltage range in EEPROM and write it to this register at start-up.

00h = maximum available frequency

FFh = lowest available frequency

Note: To tune the oscillator, write a series of different values in the register until the correct frequency is reached. The fastest method is to use a dichotomy starting with 80h.





