

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# ST7SCR1E4, ST7SCR1R4

8-bit low-power, full-speed USB MCU with 16-Kbyte Flash, 768-byte RAM, smartcard interface and timer

Datasheet - production data

## **Features**

#### **Memories**

- Up to 16 Kbytes of ROM or High Density Flash (HDFlash) program memory with read/write protection, HDFlash In-Circuit and In-Application Programming. 100 write/erase cycles guaranteed, data retention: 40 years at 55°C
- Up to 768 bytes of RAM including up to 128 bytes stack and 256 bytes USB buffer

## Clock, reset and supply management

- Low voltage reset
- 2 power saving modes: Halt and Wait modes
- PLL for generating 48 MHz USB clock using a 4 MHz crystal

## Interrupt management


Nested Interrupt controller

### **USB (Universal Serial Bus) interface**

- 256-byte buffer for full speed bulk, control and interrupt transfer types compliant with USB specification (version 2.0)
- On-Chip 3.3V USB voltage regulator and transceivers with software power-down
- 7 USB endpoints:
  - One 8-byte Bidirectional Control Endpoint
  - One 64-byte In Endpoint,
  - One 64-byte Out Endpoint
  - Four 8-byte In Endpoints

#### 35 or 4 I/O ports

- Up to 4 LED outputs with software programmable constant current (3 or 7 mA).
- 2 General purpose I/Os programmable as interrupts
- Up to 8 line inputs programmable as interrupts
- Up to 20 outputs
- 1 line assigned by default as static input after reset



#### ISO7816-3 UART interface

- 4 MHz clock generation
- Synchronous/Asynchronous protocols (T=0, T=1)
- Automatic retry on parity error
- Programmable baud rate from 372 clock pulses up to 11.625 clock pulses (D=32/F=372)
- Card Insertion/Removal Detection

## **Smartcard power supply**

- Selectable card V<sub>CC</sub> 1.8V, 3V, and 5V
- Internal step-up converter for 5V supplied Smartcards (with a current of up to 55mA) using only two external components.
- Programmable Smartcard Internal Voltage Regulator (1.8V to 3.0V) with current overload protection and 4 KV ESD protection (Human Body Model) for all Smartcard Interface I/Os

#### One 8-bit timer

Time Base Unit (TBU) for generating periodic interrupts.

#### **Development tools**

■ Full hardware/software development package

# ECOPACK® packages

Table 1. Device summary

Reference	Part number					
ST7SCR1R4	ST7FSCR1T1, ST7SCR1T1					
ST7SCR1E4	ST7FSCR1M1, ST7SCR1M1, ST7SCR1U1					

# **Contents**

1	Des	ription	8
2	Pin	escription10	0
3	Regi	ster and memory map	6
4	Flas	program memory19	9
	4.1	Introduction	9
	4.2	Main features	9
	4.3	Structure	9
	4.4	ICP (In-circuit programming)	0
	4.5	IAP (In-application programming)	0
	4.6	Program memory read-out protection	1
	4.7	Related documentation	1
	4.8	Register description	2
5	Cen	al processing unit2	3
	5.1	Introduction	3
	5.2	Main features	3
	5.3	CPU registers	3
6	Sup	ly, reset and clock management	7
	6.1	Clock system 2	7
		6.1.1 General description	7
		6.1.2 External clock	8
	6.2	Reset sequence manager (RSM)	8
		6.2.1 Introduction	
		6.2.2 Functional description	8
7	Inter	upts 36	0
	7.1	Introduction	0
	7.2	Masking and processing flow	0
	7.3	Interrupts and low power modes	3

CT.	70		1E4.	CT.	700	104	D 4
3 I	0	υn	164.	. O I	ıσι	ו חי	<b>D4</b>

	7.4	Concur	rent and nested management	33									
	7.5	Interrup	t register description	34									
8	Powe	r savin	g modes	37									
	8.1	Introduc	ction	37									
	8.2	Wait mo	ode	37									
	8.3	Halt mo	de	38									
9	I/O ports												
	9.1	Introduc	ction	40									
	9.2	Functio	nal description	40									
	9.3	I/O port	implementation	41									
		9.3.1	Port A	41									
		9.3.2	Ports B and D	42									
		9.3.3	Port C	43									
	9.4	Registe	r description	43									
	N/!		. vonistava	17									
10	IVIISCE	elianeou	ıs registers	41									
10			is registers										
	LEDs			50									
11	LEDs	nip peri		50 51									
11	LEDs On-ch	nip peri	pherals	<b>50 51</b> 51									
11	LEDs On-ch	n <b>ip peri</b> Watchd	pherals	<b>50 51</b> 51									
11	LEDs On-ch	nip peri Watchd	pherals og timer (WDG) Introduction	<b>50 51</b> 51 51									
11	LEDs On-ch	nip peri Watchd 12.1.1 12.1.2	pherals og timer (WDG) Introduction Main features	<b>50 51</b> 51 51 51									
11	LEDs On-ch	watchd 12.1.1 12.1.2 12.1.3 12.1.4	pherals og timer (WDG) Introduction Main features Functional description	<b>51</b> 51 51 51 51 51 51									
11	LEDs On-ch	watchd 12.1.1 12.1.2 12.1.3 12.1.4	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option	50 51 51 51 51 51 52 52									
11	LEDs On-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option	50 51 51 51 51 52 52 52									
11	LEDs On-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes	50 51 51 51 51 52 52 52 53									
11	LEDs On-ch	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts	50 51 51 51 51 52 52 52 53 53									
11	LEDs On-ch 12.1	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts Register description	50 51 51 51 51 52 52 53 53 53									
11	LEDs On-ch 12.1	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8 Time ba	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts Register description ase unit (TBU)	50 51 51 51 51 52 52 52 53 53 53									
11	LEDs On-ch 12.1	Watchd 12.1.1 12.1.2 12.1.3 12.1.4 12.1.5 12.1.6 12.1.7 12.1.8 Time ba	pherals og timer (WDG) Introduction Main features Functional description Software watchdog option Hardware watchdog option Low power modes Interrupts Register description ase unit (TBU) Introduction	50 51 51 51 51 52 52 53 53 53 53									

		12.2.5	Low power modes	55
		12.2.6	Interrupts	55
		12.2.7	Register description	55
	12.3	USB in	terface (USB)	56
		12.3.1	Introduction	56
		12.3.2	Main features	56
		12.3.3	Functional description	57
		12.3.4	Register description	58
	12.4	Smarto	ard interface (CRD)	69
		12.4.1	Introduction	69
		12.4.2	Main features	70
		12.4.3	Functional description	70
		12.4.4	Register description	77
13	Instru	uction s	set	88
	13.1	CPU a	ddressing modes	88
		13.1.1	Inherent	89
		13.1.2	Immediate	90
		13.1.3	Direct	90
		13.1.4	Indexed (No Offset, Short, Long)	90
		13.1.5	Indirect (Short, Long)	90
		13.1.6	Indirect indexed (Short, Long)	91
		13.1.7	Relative mode (Direct, Indirect)	92
	13.2	Instruct	tion groups	92
14	Elect	rical ch	aracteristics	96
	14.1		te maximum ratings	
	14.2		mended operating conditions	
			, ,	
	14.3		and reset characteristics	
	14.4		and timing characteristics	
		14.4.1	General timings	
		14.4.2	External clock source	
		14.4.3	Crystal resonator oscillators	
	14.5		y characteristics	
		14.5.1	RAM and hardware registers	
		14.5.2	FLASH memory	102

	14.6	Smartaard aupply aupprojear alactrical abaracteristics 102
		Smartcard supply supervisor electrical characteristics
	14.7	EMC characteristics
		14.7.1 Functional EMS (Electro magnetic susceptibility)
		14.7.2 Electro magnetic interference (EMI)
		14.7.3 Absolute maximum ratings (electrical sensitivity)
	14.8	Communication interface characteristics
		14.8.1 USB - Universal bus interface
15	Pack	age characteristics
	15.1	Package mechanical data
	15.2	Recommended reflow oven profile
16	Devi	ce configuration and ordering information
		16.0.1 Option bytes
	16.1	Device ordering information and transfer of customer code
	16.2	Development tools
	16.3	ST7 Application notes
	16.4	Important notes
		16.4.1 Unexpected reset fetch
		16.4.2 Flash devices only
		16.4.3 Smart card UART automatic repetition and retry
17	Revis	sion history

# List of tables

Table 1.	Device summary	1
Table 2.	Detailed device summary	8
Table 3.	Pin description	. 11
Table 4.	Hardware register memory map	. 17
Table 5.	Sectors available in FLASH devices	. 19
Table 6.	Recommended values for 4 MHz crystal resonator	
Table 7.	Interrupt software priority levels	. 31
Table 8.	Current interrupt software priority	. 34
Table 9.	Interrupt vectors and corresponding bits	. 35
Table 10.	Dedicated interrupt instruction set	
Table 11.	Interrupt mapping	
Table 12.	I/O pin functions	. 40
Table 13.	Port A description	. 41
Table 14.	Port B and D description	. 42
Table 15.	Port C description	. 43
Table 16.	I/O ports register map	
Table 17.	Register map and reset values	
Table 18.	Watchdog timing (fCPU = 8 MHz)	. 51
Table 19.	Transmission status encoding	. 64
Table 20.	Reception status encoding	. 64
Table 21.	Transmission status encoding	. 66
Table 22.	Reception status encoding	. 67
Table 23.	USB register map and reset values	. 68
Table 24.	Register map and reset values	
Table 25.	CPU addressing mode overview	
Table 26.	Instructions supporting direct, indexed, indirect and indirect indexed addressing modes	
Table 27.	Instruction set overview	
Table 28.	Thermal characteristics	
Table 29.	Current injection on i/o port and control pins	
Table 30.	I/O port pins	. 98
Table 31.	LED pins	
Table 32.	Low voltage detector and supervisor (LVDS)	
Table 33.	Typical crystal resonator	
Table 34.	Dual voltage flash memory	
Table 35.	Smartcard supply supervisor	
Table 36.	Absolute maximum ratings	
Table 37.	Electrical sensitivities	
Table 38.	USB DC electrical characteristics	
Table 39.	USB: Full speed electrical characteristics	
Table 40.	Ordering information	
Table 41.	Development tools	
Table 42.	ST7 Application notes	115
Table 43.	Device identification	
Table 44.	Document revision history	120



# **List of figures**

Figure 1.	ST7SCR block diagram	9
Figure 2.	64-pin LQFP package pinout	
Figure 3.	24-Pin SO package pinout	10
Figure 4.	24-lead QFN package pinout	11
Figure 5.	Smartcard interface reference application - 24-pin SO package	14
Figure 6.	Smartcard interface reference application - 64-Pin LQFP package	15
Figure 7.	Memory map	
Figure 8.	Memory map and sector address	
Figure 9.	Typical ICP interface	
Figure 10.	CPU registers	
Figure 11.	Stack manipulation example	
Figure 12.	Clock, reset and supply block diagram	
Figure 13.	External clock source connections	
Figure 14.	Crystal resonator	
Figure 15.	LVD RESET sequence	
Figure 16.	Watchdog RESET sequence	
Figure 17.	Interrupt processing flowchart	
Figure 18.	Priority decision process	
Figure 19.	Concurrent interrupt management	
Figure 20.	Nested interrupt management	
Figure 21.	WAIT mode flow chart	
Figure 22.	HALT mode flow chart	
Figure 23.	PA0, PA1, PA2, PA3, PA4, PA5 configuration	
Figure 24.	PA6 configuration	
Figure 25.	Port B and D configuration	
Figure 26.	Port C configuration	
Figure 27.	Watchdog block diagram	
Figure 28.	TBU block diagram	
Figure 29.	USB block diagram	
Figure 30.	Endpoint buffer size	
Figure 31.	Smartcard interface block diagram	
Figure 31.	Compensation mode.	
Figure 33.	Waiting time counter example	
Figure 34.		
	Card detection block diagram	
Figure 35.	Card deactivation sequence	
Figure 36.	Card voltage selection and power OFF block diagram	
Figure 37.	Power off timing diagram	
Figure 38.	Card clock selection block diagram	
Figure 39.	Smartcard I/O pin structure	
Figure 40.	Typical application with an external clock source	
Figure 41.	Typical application with a crystal resonator	
Figure 42.	Two typical applications with VPP pin1)	
Figure 43.	USB: Data signal rise and fall time	
Figure 44.	64-pin low profile quad flat package (14x14)	
Figure 45.	24-pin plastic small outline package, 300-mil width	
Figure 46.	Sales type coding rules.	
Figure 47.	ST7SCR microcontroller option list	
Figure 48.	Revision marking on box label and device marking	119



# 1 Description

The ST7SCR and ST7FSCR devices are members of the ST7 microcontroller family designed for USB applications. All devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.

The ST7SCR ROM devices are factory-programmed and are not reprogrammable.

The ST7FSCR versions feature dual-voltage Flash memory with Flash Programming capability.

They operate at a 4 MHz external oscillator frequency.

Under software control, all devices can be placed in WAIT or HALT mode, reducing power consumption when the application is in idle or stand-by state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

The devices include an ST7 core, up to 16 Kbytes of program memory, up to 512 bytes of user RAM, up to 35 I/O lines and the following on-chip peripherals:

- USB full speed interface with 7 endpoints, programmable in/out configuration and embedded 3.3V voltage regulator and transceivers (no external components are needed).
- ISO7816-3 UART interface with programmable baud rate from 372 clock pulses up to 11.625 clock pulses
- Smartcard Supply Block able to provide programmable supply voltage and I/O voltage levels to the smartcards
- Low voltage reset ensuring proper power-on or power-off of the device (selectable by option)
- Watchdog timer
- 8-bit timer (TBU)

Table 2. Detailed device summary

Features	ST7S0	CR1R4	ST7SCR1E4							
reatures	ST7FSCR1T1	ST7SCR1T1	ST7FSCR1M1	ST7SCR1M1	ST7SCR1U1					
Program memory	16 Kbytes FLASH	16 Kbytes ROM	16 Kbytes FLASH	16 Kbytes ROM	16 Kbytes ROM					
User RAM (stack) bytes			768 (128)							
Peripherals	USB t	full-speed (7 Ep),	ΓBU, Watchdog tin	ner, ISO7816-3 inte	erface					
Operating supply			4.0 to 5.5V							
CPU frequency			4 or 8 MHz							
Operating temperature	0°C to +70°C									
Package	LQF	P64	SC	)24	QFN24					

8/121 Doc ID 8951 Rev 6




Figure 1. ST7SCR block diagram

# 2 Pin description

Figure 2. 64-pin LQFP package pinout





Figure 3. 24-Pin SO package pinout



10/121 Doc ID 8951 Rev 6




Figure 4. 24-lead QFN package pinout

Legend / Abbreviations:

Type: I = input, O = output, S = supply

In/Output level:  $C_T = CMOS \ 0.3V_{DD}/0.7V_{DD}$  with input trigger

Output level: HS = 10mA high sink (on N-buffer only)

Port and control configuration:

- Input:float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output: OD = open drain, PP = push-pull

Refer to "I/O ports" on page 40 for more details on the software configuration of the I/O ports.

Table 3. Pin description

F	Pin n	0			Le	vel	lied	Po	ort /	Cont	rol		
64	24	4	Pin name	Туре	¥	rt	ddns	Inp	out	Out	put	Main function	Alternate function
LQFP64	QFN24	S024		Ě	Input	Output	VCARD	wpu	int	αo	ЬР	(after reset)	
1	2	5	CRDRST	0		$C_T$	Χ				Х	Smartcard Re	set
2			NC									Not Connected	
3	3	6	CRDCLK	0		C <sub>T</sub>	Χ				Х	Smartcard Clo	ock

Table 3. Pin description (continued)

F	Pin n	0			Le	vel	lied	Po	ort /	Con	trol			
64	24	4	Pin name	Type	±	Ħ	supplied	Inp	out	Out	tput	Main function	Alternate function	
LQFP64	QFN24	S024		F	Input	Output	V <sub>CARD</sub> 9	ndw	int	ОО	PP	(after reset)		
4			NC									Not Connecte	d	
5	4	7	C4	0		СТ	Χ				Х	Smartcard C4		
6	5	8	CRDIO	I/O	$C_{T}$	•	Χ	Χ		Х		Smartcard I/O	1	
7	6	9	C8	0		C <sub>T</sub>	Χ				Х	Smartcard C8		
8		3	GND	S								Ground		
9			PB0	0		C <sub>T</sub>				Х	Х	Port B0 (1)		
10			PB1	0		C <sub>T</sub>				Х	Х	Port B1 (1)		
11			PB2	0		СТ				Х	Х	Port B2 (1)		
12			PB3	0		СТ				Х	Х	Port B3 (1)		
13			PB4	0		СТ				Х	Х	Port B4 (1)		
14			PB5	0		Ст				Х	Х	Port B5 (1)		
15			PB6	0		СТ				Х	Х	Port B6 (1)		
16			PB7	0		C <sub>T</sub>				Х	Х	Port B7 <sup>(1)</sup>		
17	7	10	CRDDET	I	Ст			Χ				Smartcard Detection		
18			VDD	S								Power Supply	voltage 4V-5.5V	
19	8	11	PA0/WAKUP2/ ICCDATA	I/O	СТ	•		Х	Х	Х	Х	Port A0	Interrupt, In-Circuit Communication Data Input	
20	9	12	PA1/WAKUP2/ ICCCLK	I/O	СТ			Х	Х	X	Х	Port A1	Interrupt, In-Circuit Communication Clock Input	
21			PA2/WAKUP2	I/O	$C_{T}$			Χ	Х	Х	Χ	Port A2 (1)	Interrupt	
22			PA3/WAKUP2	I/O	$C_{T}$			Χ	Χ	Х	Х	Port A3 (1)	Interrupt	
23			PD0	0		Ст				Х	Х	Port D0 (1)	1	
24			PD1	0		СТ				Х	Х	Port D1 (1)		
25			PD2	0		СТ				Х	Х	Port D2 (1)		
26			PD3	0		Ст				Х	Х	Port D3 (1)		
27			PD4	0		СТ				Х	Х	Port D4 (1)		
28			PD5	0		Ст				Х	Х	Port D5 (1)		
29			PD6	0		СТ				Х	Х	Port D6 (1)		
30			PD7	0		СТ				Х	Х	Port D7 (1)		
31	11	14	OSCIN		СТ								Oscillator pins. These pins	
32	12	15	OSCOUT			СТ						connect a 4MHz parallel-resonant crystal, or an external source to the on-chip oscillator.		
33			VDD	S								Power Supply	voltage 4V-5.5V	

Table 3. Pin description (continued)

F	Pin n	0	-		Le	vel	lied	Po	ort /	Con	trol			
42	4	_	Pin name	Туре	_	Ħ	supplied	Inp	out	Out	put	Main function	Alternate function	
LQFP64	QFN24	S024		Ţ	Input	Output	V <sub>CARD</sub> 9	ndw	int	ОО	ЬР	(after reset)	7.11.5.11.4.10.10.11	
34			GND	S								Ground		
35			PC0/WAKUP1	I	Ст			Χ	Χ			PC0 <sup>(1)</sup>	External interrupt	
36			PC1/WAKUP1	I	$C_{T}$			Χ	Χ			PC1 <sup>(1)</sup>	External interrupt	
37			PC2/WAKUP1	I	$C_{T}$			Χ	Χ			PC2 <sup>(1)</sup>	External interrupt	
38			PC3/WAKUP1	I	СТ			Χ	Χ			PC3 <sup>(1)</sup>	External interrupt	
39			PC4/WAKUP1	I	СТ			Χ	Χ			PC4 <sup>(1)</sup>	External interrupt	
40			PC5/WAKUP1	I	СТ			Χ	Χ			PC5 <sup>(1)</sup>	External interrupt	
41			PC6/WAKUP1	I	СТ			Χ	Χ			PC6 <sup>(1)</sup>	External interrupt	
42			PC7/WAKUP1	I	$C_{T}$			Χ	Χ			PC7 <sup>(1)</sup>	External interrupt	
43		16	V <sub>PP</sub>	s									nming voltage. Must be held operating mode.	
	13		GND	S								Must be held low in normal operating mode.		
44	14	17	PA6	I	Ст							PA6		
45	15	18	LED0	0		HS				Х		Constant Current Output		
46	16	19	DM	I/O	СТ							USB Data Minus line		
47	17	20	DP	I/O	Ст							USB Data Plu	s line	
48			NC									Not Connecte	d	
49	18	21	USBVCC	0		C <sub>T</sub>						3.3 V Output f	or USB	
50	19	22	$V_{DDA}$	S								power Supply	voltage 4V-5.5V	
51	20	23	V <sub>DD</sub>	S								power Supply	voltage 4V-5.5V	
52			LED1	0		HS				Х		Constant Curr	ent Output	
53			LED2	0		HS				Х		Constant Curr	ent Output	
54			LED3	0		HS				Х		Constant Curr	ent Output	
55			NC									Not Connecte	d	
56			NC									Not Connecte	d	
57			PA4	I/O	СТ	•		Χ	Χ	Χ	Х	Port A4		
58			PA5	I/O	СТ			Χ	Χ	Χ	Х	Port A5		
59	21	24	SELF2	0		C <sub>T</sub>							ductance must be connected	
60	21	24	SELF1	0		C <sub>T</sub>							or the step up converter (refer choose the right capacitance)	
61	22	1	DIODE	S		C <sub>T</sub>						pin for the step	ode must be connected to this oup converter (refer to Figure e right component)	


Table 3. Pin description (continued)

F	Pin n°				Le	evel e		Port / Control			rol				
64 42		4	Pin name	Type	=	ut	ddns	Input		Output		Main function	Alternate function		
LQFP64	QFN24	S024		Ţ	Input	Output	VCARD	wpu	int	ОО	ЬÞ	(after reset)			
62	23	2	GNDA	S								Ground			
63	24	3	GND	S											
64	1	4	CRDVCC	0		C <sub>T</sub>	Χ					Smartcard Supply pin			

<sup>1.</sup> Keyboard interface

Note: It is mandatory to connect all available VDD and VDDA pins to the supply voltage and all VSS and VSSA pins to ground.


Figure 5. Smartcard interface reference application - 24-pin SO package



Note: C1 and C2 must be located close to the chip.

Refer to Section 6: Supply, reset and clock management & Section 14.4.3 Crystal resonator oscillators.

Figure 6. Smartcard interface reference application - 64-Pin LQFP package



Note: C1, C2, C7 and C8 must be located close to the chip.

Refer to Section 6: Supply, reset and clock management and Section 14.4.3 Crystal resonator oscillators.

# 3 Register and memory map

As shown in *Figure 7*, the MCU is capable of addressing 64K bytes of memories and I/O registers.

The available memory locations consist of 40 bytes of register locations, up to 512 bytes of RAM and up to 16K bytes of user program memory. The RAM space includes up to 128 bytes for the stack from 0100h to 017Fh.

The highest address bytes contain the user reset and interrupt vectors.

**IMPORTANT**: Memory locations noted "Reserved" must never be accessed. Accessing a reserved area can have unpredictable effects on the device.

0000h HW Registers 0040h (see Table 4) **Short Addressing** 003Fh RAM (192 Bytes) 0040h 00FFh 0100h RAM Stack (128 Bytes) 017Fh (512 Bytes) 0180h 023F 16-bit Addressing RAM 0240h ( 192 Bytes) USB RAM 256 Bytes 033Fh Unused C000h Program Memory (16K Bytes) FFDF Interrupt & Reset Vectors (see Table 11)

Figure 7. Memory map

Table 4. Hardware register memory map

Address	Block	Register label	Register name	Reset status	Remarks
0000h		CRDCR	Smartcard Interface Control Register	00h	R/W
0001h		CRDSR	Smartcard Interface Status Register	80h	R/W
0002h		CRDCCR	Smartcard Contact Control Register	xxh	R/W
0003h		CRDETU1	Smartcard Elementary Time Unit 1	01h	R/W
0004h		CRDETU0	Smartcard Elementary Time Unit 0	74h	R/W
0005h		CRDGT1	Smartcard Guard time 1	00h	R/W
0006h	CRD	CRDGT0	Smartcard Guard time 0	0Ch	R/W
0007h	CND	CRDWT2	Smartcard Character Waiting Time 2	00h	R/W
0008h		CRDWT1	Smartcard Character Waiting Time 1	25h	R/W
0009h		CRDWT0	Smartcard Character Waiting Time 0	80h	R/W
000Ah		CRDIER	Smartcard Interrupt Enable Register	00h	R/W
000Bh		CRDIPR	Smartcard Interrupt Pending Register	00h	R
000Ch		CRDTXB	Smartcard Transmit Buffer Register	00h	R/W
000Dh		CRDRXB	Smartcard Receive Buffer Register	00h	R
000Eh	Watchdog	WDGCR	Watchdog Control Register	00h	R/W
0011h		PADR	Port A Data Register	00h	R/W
0012h	David A	PADDR	Port A Data Direction Register	00h	R/W
0013h	Port A	PAOR	Option Register	00h	R/W
0014h		PAPUCR	Pull up Control Register	00h	R/W
0015h		PBDR	Port B Data Register	00h	R/W
0016h	Port B	PBOR	Option Register	00h	R/W
0017h		PBPUCR	Pull up Control Register	00h	R/W
0018h	Port C	PCDR	Port C Data Register	00h	R/W
0019h		PDDR	Port D Data Register	00h	R/W
001Ah	Port D	PDOR	Option Register	00h	R/W
001Bh		PDPUCR	Pull up Control Register	00h	R/W
001Ch		MISCR1	Miscellaneous Register 1	00h	R/W
001Dh	MISC	MISCR2	Miscellaneous Register 2	00h	R/W
001Eh	IVIIOU	MISCR3	Miscellaneous Register 3	00h	R/W
001Fh		MISCR4	Miscellaneous Register 4	00h	R/W

Table 4. Hardware register memory map (continued)

Address         Block         Register label         Register name         Rest status         Remarks           0020h 0021h 0022h 0022h 0022h 0022h 0022h 0022h 0022h 0022h 0022h 0024h 0024h 0025h 0026h 0026h 0026h 0026h 0027h 0026h 0027h 0027h 0028h 0029h 0029h 0020h 0030h 003		Tardware register memory map (continued)							
0021h         USBIMR         USB Interrupt Mask Register         00h         R/W           0022h         USBCTLR         USB Control Register         06h         R/W           0023h         DADDR         Device Address Register         00h         R/W           0024h         USBSR         USB Status Register         00h         R/W           0025h         EPOR         Endpoint 0 Register         00h         R/W           0026h         CNTORXR         EP 0 Reception Counter Register         00h         R/W           0027h         CNTOTXR         EP 0 Transmission Counter Register         00h         R/W           0028h         CNT1TXR         EP 1 Transmission Register         00h         R/W           0024h         USB         EP2XR         EP 2 Reception Counter Register         00h         R/W           0024h         USB         EP2XXR         EP 2 Reception Counter Register         00h         R/W           0024h         USB         EP2XXR         EP 2 Reception Counter Register         00h         R/W           0025h         CNT2XXR         EP 2 Transmission Register         00h         R/W           0026h         EP2XXX         EP 2 Transmission Counter Register         00h         R/W	Address	Block		Register name		Remarks			
0022h         USBCTLR         USB Control Register         06h         R/W           0023h         DADDR         Device Address Register         00h         R/W           0024h         USBSR         USB Status Register         00h         R/W           0025h         EPOR         Endpoint 0 Register         0xh         R/W           0026h         CNTORXR         EP 0 Reception Counter Register         00h         R/W           0027h         CNTOTXR         EP 0 Transmission Counter Register         00h         R/W           0028h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           0029h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           002Ah         USB         EP2XR         EP 2 Reception Counter Register         00h         R/W           002Bh         CNT2RXR         EP 2 Reception Counter Register         00h         R/W           002Ch         CNT2TXR         EP 2 Transmission Register         00h         R/W           002Eh         CNT3TXR         EP 2 Transmission Counter Register         00h         R/W           002Fh         CNT3TXR         EP 3 Transmission Counter Register         00h         R/W	0020h		USBISTR	USB Interrupt Status Register	00h	R/W			
0023h         DADDR         Device Address Register         00h         R/W           0024h         USBSR         USB Status Register         00h         R/W           0025h         EPOR         Endpoint 0 Register         0xh         R/W           0026h         CNT0RXR         EP 0 Reception Counter Register         00h         R/W           0027h         CNT0TXR         EP 0 Transmission Counter Register         00h         R/W           0028h         CNT1TXR         EP 1 Transmission Register         00h         R/W           0029h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           0029h         CNT2RXR         EP 2 Reception Register         00h         R/W           002Bh         CNT2RXR         EP 2 Reception Counter Register         0xh         R/W           002Ch         EP2TXR         EP 2 Transmission Register         00h         R/W           002Dh         CNT2TXR         EP 2 Transmission Counter Register         00h         R/W           002Fh         CNT3TXR         EP 3 Transmission Register         00h         R/W           0030h         EP4TXR         EP 4 Transmission Register         00h         R/W           0031h         CNT4TX	0021h		USBIMR	USB Interrupt Mask Register	00h	R/W			
0024h         USBSR         USB Status Register         00h         R/W           0025h         EPOR         Endpoint 0 Register         0xh         R/W           0026h         CNT0RXR         EP 0 Reception Counter Register         00h         R/W           0027h         CNT0TXR         EP 0 Transmission Counter Register         00h         R/W           0028h         CNT1TXR         EP 1 Transmission Register         00h         R/W           0029h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           002Ah         USB         EP2RXR         EP 2 Reception Register         00h         R/W           002Bh         CNT2RXR         EP 2 Reception Counter Register         0xh         R/W           002Ch         CNT2TXR         EP 2 Reception Counter Register         0xh         R/W           002Dh         CNT2TXR         EP 2 Transmission Register         00h         R/W           002Eh         CNT3TXR         EP 3 Transmission Counter Register         00h         R/W           0031h         CNT4TXR         EP 4 Transmission Counter Register         00h         R/W           0032h         CNT5TXR         EP 5 Transmission Counter Register         00h         R/W	0022h		USBCTLR	USB Control Register	06h	R/W			
0025h         EPOR         Endpoint 0 Register         0xh         R/W           0026h         CNTORXR         EP 0 Reception Counter Register         00h         R/W           0027h         CNTOTXR         EP 0 Transmission Counter Register         00h         R/W           0028h         EP1TXR         EP 1 Transmission Register         00h         R/W           0029h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           002Ah         USB         EP2RXR         EP 2 Reception Register         00h         R/W           002Bh         CNT2RXR         EP 2 Reception Counter Register         0xh         R/W           002Ch         CNT2TXR         EP 2 Transmission Register         00h         R/W           002Dh         CNT2TXR         EP 2 Transmission Counter Register         00h         R/W           002Eh         EP3TXR         EP 3 Transmission Register         00h         R/W           003Ph         CNT3TXR         EP 4 Transmission Counter Register         00h         R/W           0031h         CNT4TXR         EP 5 Transmission Counter Register         00h         R/W           0032h         CNT5TXR         EP 5 Transmission Counter Register         00h         R/W	0023h		DADDR	Device Address Register	00h	R/W			
0026h         CNT0RXR         EP 0 Reception Counter Register         00h         R/W           0027h         CNT0TXR         EP 0 Transmission Counter Register         00h         R/W           0028h         EP1TXR         EP 1 Transmission Register         00h         R/W           0029h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           002Ah         USB         EP2RXR         EP 2 Reception Register         00h         R/W           002Bh         CNT2RXR         EP 2 Reception Counter Register         0xh         R/W           002Ch         EP2TXR         EP 2 Transmission Register         00h         R/W           002Dh         CNT2TXR         EP 2 Transmission Counter Register         00h         R/W           002Eh         EP3TXR         EP 3 Transmission Register         00h         R/W           002Fh         CNT3TXR         EP 3 Transmission Counter Register         00h         R/W           0030h         EP4TXR         EP 4 Transmission Register         00h         R/W           0031h         CNT4TXR         EP 5 Transmission Counter Register         00h         R/W           0032h         EP5TXR         EP 5 Transmission Counter Register         00h         R/W<	0024h		USBSR	USB Status Register	00h	R/W			
0027h         CNTOTXR         EP 0 Transmission Counter Register         00h         R/W           0028h         EP1TXR         EP 1 Transmission Register         00h         R/W           0029h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           002Ah         USB         EP2RXR         EP 2 Reception Register         00h         R/W           002Bh         CNT2RXR         EP 2 Reception Counter Register         00h         R/W           002Ch         EP2TXR         EP 2 Transmission Register         00h         R/W           002Dh         CNT2TXR         EP 2 Transmission Counter Register         00h         R/W           002Eh         EP3TXR         EP 3 Transmission Counter Register         00h         R/W           002Fh         CNT3TXR         EP 3 Transmission Register         00h         R/W           0030h         EP4TXR         EP 4 Transmission Counter Register         00h         R/W           0031h         CNT4TXR         EP 4 Transmission Register         00h         R/W           0032h         EP5TXR         EP 5 Transmission Counter Register         00h         R/W           0033h         CNT5TXR         EP 5 Transmission Counter Register         00h         R	0025h		EPOR	Endpoint 0 Register	0xh	R/W			
0028h         EP1TXR         EP 1 Transmission Register         00h         R/W           0029h         CNT1TXR         EP 1 Transmission Counter Register         00h         R/W           002Ah         USB         EP2RXR         EP 2 Reception Register         00h         R/W           002Bh         CNT2RXR         EP 2 Reception Counter Register         0xh         R/W           002Ch         EP2TXR         EP 2 Transmission Register         00h         R/W           002Dh         CNT2TXR         EP 2 Transmission Counter Register         00h         R/W           002Eh         EP3TXR         EP 3 Transmission Register         00h         R/W           003Ph         CNT3TXR         EP 3 Transmission Counter Register         00h         R/W           0030h         EP4TXR         EP 4 Transmission Register         00h         R/W           0031h         CNT4TXR         EP 4 Transmission Register         00h         R/W           0032h         EP5TXR         EP 5 Transmission Counter Register         00h         R/W           0033h         CNT5TXR         EP 5 Transmission Counter Register         00h         R/W           0035h         TBU         TBUCV         Timer counter value         00h         R/W </td <td>0026h</td> <td></td> <td>CNT0RXR</td> <td>EP 0 Reception Counter Register</td> <td>00h</td> <td>R/W</td>	0026h		CNT0RXR	EP 0 Reception Counter Register	00h	R/W			
0029h 002Ah 002AhCNT1TXR CNT2RXR EP2RXREP 1 Transmission Counter Register EP 2 Reception Register EP 2 Reception Counter Register Outh EP 2 Reception Counter Register EP 2 Reception Counter Register Outh EP 2 Reception Counter Register Outh CNT2TXR EP 2 Transmission Register EP 3 Transmission Counter Register Outh EP3TXR EP 3 Transmission Counter Register CNT3TXR EP 3 Transmission Counter Register Outh EP4TXR EP 4 Transmission Register EP 5 Transmission Counter Register Outh EP5TXR EP 5 Transmission Counter Register EP 5 Transmission Counter Register Outh EP5TXR EP 5 Transmission Counter Register Outh EP 5 Transmission Counter Register Outh EP 5 Transmission Counter Register Outh EP 5 Transmission Counter Register Outh ERSR Error Status Register Timer counter value Timer Counte	0027h		CNT0TXR	EP 0 Transmission Counter Register	00h	R/W			
002Ah 002Bh 002Ch 002Ch 002Dh 002Dh 002Eh 002Bh 002Dh 002Dh 003Eh 003AhEP2RXR EP2RXR EP2TXR EP2TXR EP2Txansmission Register EP2 Transmission Register EP2 Transmission Counter Register EP2 Transmission Counter Register O0h EP3TXR EP3 Transmission Register EP3 Transmission Counter Register O0h EP4TXR EP4 Transmission Register CNT3TXR EP4 Transmission Register EP4 Transmission Register O0h EP4TXR EP4 Transmission Counter Register O0h EP5TXR EP5TXR EP5 Transmission Counter Register EP5 Transmission Counter Register O0h EP5TXR EP5 Transmission Counter Register O0h EP5TXR EP5 Transmission Counter Register O0h ERRSR Error Status Register Timer counter value Timer counter value Timer control status O0h Timer control status O0h Timer control status O0h Timer control status O0h R/WO0h R/W O0h R/W0037h 0038h 0039h 003AhITSPR0 ITSPR1 Interrupt Software Priority Register 0 Interrupt Software Priority Register 2 Interrupt Software Priority Register 3 FFh Interrupt Software Priority Register 3 FFh Interrupt Software Priority Register 3	0028h		EP1TXR	EP 1 Transmission Register	00h	R/W			
002Bh 002Ch 002Ch 002DhCNT2RXR EP2TXREP 2 Reception Counter Register EP 2 Transmission Register EP 2 Transmission Counter Register O0h EP3TXR CNT2TXR EP 3 Transmission Register CNT3TXR EP 3 Transmission Counter Register EP 3 Transmission Counter Register O0h EP4TXR EP 4 Transmission Register CNT4TXR EP 4 Transmission Register EP 5 Transmission Counter Register O0h EP5TXR EP 5 Transmission Register CNT5TXR EP 5 Transmission Counter Register EP 5 Transmission Counter Register O0h EP 5 Transmission Counter Register O0h ERSR Error Status Register Timer counter value Timer counter value Timer counter Value Timer counter Value Timer counter Value Timer Control Status Timer Counter Value Timer Counter Value Timer Control Status Timer Counter Value Timer Control Status Timer Counter Value Timer Control Status Timer Counter Value Timer Control Status Timer Control Status <td>0029h</td> <td></td> <td>CNT1TXR</td> <td>EP 1 Transmission Counter Register</td> <td>00h</td> <td>R/W</td>	0029h		CNT1TXR	EP 1 Transmission Counter Register	00h	R/W			
002Ch 002Dh 002EhEP2TXR CNT2TXR EP 2 Transmission Register EP 3 Transmission Register CNT3TXR EP 3 Transmission Register EP 3 Transmission Counter Register CNT3TXR EP 3 Transmission Counter Register EP 4 Transmission Register O0h EP4TXR CNT4TXR EP 4 Transmission Register CNT4TXR EP 4 Transmission Counter Register EP 5 Transmission Register O0h CNT5TXR EP 5 Transmission Register O0h EP 5 Transmission Counter Register O0h CNT5TXR EP 5 Transmission Counter Register O0h EP 5 Transmission Counter Register O0h EP 5 Transmission Counter Register O0h EP 6 Transmission Counter Register O0h EP 7 Transmission Counter Register O0h EP 8 Transmission Register O0h EP 8 Transmission Counter Register O0h EP 8 Transmission Register O0h EP 8 Transmission Register O0h EP 8 Transmission Counter Register O0h EP 8 Transmission Register O0h EP 8 Transmission Counter Register O0h EP 8 Transmission Register O0h EP 8 Transmission Register O0h EP 8 Transmission Counter Register O0h EP 8 Transmission Register O0h 	002Ah	USB	EP2RXR	EP 2 Reception Register	00h	R/W			
002Dh 002Eh 002EhCNT2TXR EP 3 Transmission Counter Register EP 3 Transmission Register CNT3TXR EP 3 Transmission Counter Register EP 3 Transmission Counter Register O0h EP 4 Transmission Register O0h CNT4TXR EP 4 Transmission Register O0h EP 4 Transmission Counter Register O0h EP 5 Transmission Counter Register O0h EP 5 Transmission Register O0h EP 5 Transmission Counter Register O0h EP 5 Transmission Counter Register O0h ER SR Error Status Register O0h TBUCSRO0h Timer counter value Timer control statusR/W O0h O0h R/W0037h 0038h 0039h 1TCTSPR0 ITSPR1 Interrupt Software Priority Register 0 Interrupt Software Priority Register 2 Interrupt Software Priority Register 3 FFhFFh FFh FFh FFh R/W	002Bh		CNT2RXR	EP 2 Reception Counter Register	0xh	R/W			
002Eh 002Fh 002Fh 0030hEP3TXR CNT3TXR EP4TXREP 3 Transmission Register EP 4 Transmission Register EP 4 Transmission Register O0h EP4TXR EP 4 Transmission Counter Register EP 5 Transmission Counter Register O0h EP5TXR EP 5 Transmission Register O0h EP 5 Transmission Counter Register O0h ERSR Error Status Register Timer counter value Timer control status00h R/W0035h 0036hTBUTBUCV TBUCSRTimer counter value Timer control status00h O0h R/W0037h 0038h 0039h 1TSPR1 1TSPR2 1TSPR3Interrupt Software Priority Register 0 Interrupt Software Priority Register 2 Interrupt Register 3FFh FFh FFh FFh FFh	002Ch		EP2TXR	EP 2 Transmission Register	00h	R/W			
002Fh 0030h 0030hCNT3TXR EP4TXREP 3 Transmission Counter Register EP 4 Transmission Register EP 4 Transmission Counter Register O0h EP 4 Transmission Counter Register O0h EP 5 Transmission Register O0h EP 5 Transmission Register O0h R/W O033h ERRSRO0h EP 5 Transmission Counter Register O0h ERRSRO0h EP 5 Transmission Counter Register O0h ERRSRO0h Error Status RegisterR/W0035h 0036hTBUTBUCV TBUCSRTimer counter value Timer control statusO0h O0hR/W0037h 0038h 0039hITSPR0 ITSPR1 ITSPR2 INterrupt Software Priority Register 0 Interrupt Software Priority Register 1 Interrupt Register 2 Interrupt Software Priority Register 3FFh FFh FFh FFhR/W	002Dh		CNT2TXR	EP 2 Transmission Counter Register	00h	R/W			
0030h 0031h 0032hEP4TXR CNT4TXR EP 4 Transmission Register EP 5 Transmission Register CNT5TXR EP 5 Transmission Counter Register EP 5 Transmission Counter Register O0h EP 5 Transmission Counter Register O0h R/W00h R/W0034hERRSRError Status Register00h R/W0035h 0036hTBUTBUCV TBUCSRTimer counter value Timer control status00h 00hR/W0037h 0038h 0039hITSPR0 ITSPR1 ITSPR2 Interrupt Software Priority Register 1 Interrupt Software Priority Register 2 Interrupt Software Priority Register 3FFh FFh FFh FFhR/W	002Eh		EP3TXR	EP 3 Transmission Register	00h	R/W			
0031h 0032h 0032h 0032h 0033h 0033h 0034h  CNT5TXR EP 5 Transmission Register 00h R/W 0034h 0034h ERRSR Error Status Register 00h R/W 00h R/W 0035h 0036h TBU  TBUCV Timer counter value Timer control status 00h R/W TBUCSR Timer control status 00h TBV Timer control status 00h R/W TBUCSR Timer control status	002Fh		CNT3TXR	EP 3 Transmission Counter Register	00h	R/W			
0032h 0033h 0034hEP5TXR CNT5TXR ERSREP 5 Transmission Register EP 5 Transmission Counter Register Error Status Register00h 00h 00h R/W0035h 0036hTBUTBUCV TBUCSRTimer counter value Timer control status00h 00hR/W0037h 0038h 0039hITSPR0 ITSPR1 ITSPR2 INterrupt Software Priority Register 1 Interrupt Software Priority Register 2 Interrupt Software Priority Register 3FFh FFh FFh FFhR/W FFh	0030h		EP4TXR	EP 4 Transmission Register	00h	R/W			
0033h       CNT5TXR       EP 5 Transmission Counter Register       00h       R/W         0034h       ERRSR       Error Status Register       00h       R/W         0035h       TBU       TBUCV       Timer counter value       00h       R/W         0036h       TBUCSR       Timer countrol status       00h       R/W         0037h       ITSPR0       Interrupt Software Priority Register 0       FFh       R/W         0038h       ITSPR1       Interrupt Software Priority Register 1       FFh       R/W         0039h       ITSPR3       Interrupt Software Priority Register 2       FFh       R/W         1TSPR3       Interrupt Software Priority Register 3       FFh       R/W	0031h		CNT4TXR	EP 4 Transmission Counter Register	00h	R/W			
0034h ERRSR Error Status Register 00h R/W  0035h 0036h TBU TBUCV Timer counter value 00h R/W  0037h 0038h 0038h 0039h 003Ah TCC TCC TCC TCC TCC TCC TCC TCC TCC TC	0032h		EP5TXR	EP 5 Transmission Register	00h	R/W			
0035h 0036h TBU TBUCV Timer counter value 7 000h R/W 1 0037h 0038h 0039h 003Ah 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0033h		CNT5TXR	EP 5 Transmission Counter Register	00h	R/W			
TBU TBUCSR Timer control status 00h R/W  TBUCSR Timer control status 00h R/W  TBUCSR Timer control status 00h R/W  ITSPR0 Interrupt Software Priority Register 0 FFh R/W  ITSPR1 Interrupt Software Priority Register 1 FFh R/W  ITSPR2 Interrupt Software Priority Register 2 FFh R/W  ITSPR3 Interrupt Software Priority Register 3 FFh R/W	0034h		ERRSR	Error Status Register	00h	R/W			
0036h     TBUCSR     Timer control status     00h     R/W       0037h     0037h     ITSPR0     Interrupt Software Priority Register 0     FFh     R/W       0038h     ITC     ITSPR1     Interrupt Software Priority Register 1     FFh     R/W       1TSPR2     Interrupt Software Priority Register 2     FFh     R/W       003Ah     ITSPR3     Interrupt Software Priority Register 3     FFh     R/W	0035h	TDU	TBUCV	Timer counter value	00h	R/W			
0038h 0039h 003Ah ITC ITSPR1 Interrupt Software Priority Register 1 ITSPR2 Interrupt Software Priority Register 2 ITSPR3 Interrupt Software Priority Register 3 FFh R/W FFh R/W	0036h	TBU	TBUCSR	Timer control status	00h	R/W			
0039h 003Ah 1TC 1TSPR2 Interrupt Software Priority Register 2 FFh R/W 1TSPR3 Interrupt Software Priority Register 3 FFh R/W	0037h		ITSPR0	Interrupt Software Priority Register 0	FFh	R/W			
0039h       ITSPR2       Interrupt Software Priority Register 2       FFh       R/W         003Ah       ITSPR3       Interrupt Software Priority Register 3       FFh       R/W	0038h	ITC	ITSPR1	Interrupt Software Priority Register 1	FFh	R/W			
, , , ,	0039h	110	ITSPR2	Interrupt Software Priority Register 2	FFh	R/W			
003Eh LED_CTRL LED Control Register 00h R/W	003Ah		ITSPR3	Interrupt Software Priority Register 3	FFh	R/W			
	003Eh		LED_CTRL	LED Control Register	00h	R/W			

# 4 Flash program memory

## 4.1 Introduction

The ST7 dual voltage High Density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a Byte-by-Byte basis using an external  $V_{PP}$  supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (In-Circuit Programming) or IAP (In-Application Programming).

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

# 4.2 Main features

- Three Flash programming modes:
  - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
  - ICP (In-Circuit Programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
  - IAP (In-Application Programming) In this mode, all sectors except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Read-out protection
- Register Access Security System (RASS) to prevent accidental programming or erasing

## 4.3 Structure

The Flash memory is organized in sectors and can be used for both code and data storage.

Depending on the overall FLASH memory size in the microcontroller device, there are up to three user sectors (see *Table 5*). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see *Figure 8*). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 5. Sectors available in FLASH devices

Flash Memory Size (bytes)	Available Sectors
4K	Sector 0
8K	Sectors 0,1
> 8K	Sectors 0,1, 2

16K USER FLASH MEMORY SIZE Į C000h ex.: user program 8 Kbytes SECTOR 2 ex.: user data DFFFh + library E000h 4 Kbytes **EFFFh** ex.: user system library 4 Kbvtes + IAP BootLoader SECTOR 0

Figure 8. Memory map and sector address

# 4.4 ICP (In-circuit programming)

To perform ICP the microcontroller must be switched to ICC (In-Circuit Communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 9*). For more details on the pin locations, refer to the device pinout description.

ICP needs six signals to be connected to the programming tool. These signals are:

- V<sub>SS</sub>: device power supply ground
- V<sub>DD</sub>: for reset by LVD
- OSCIN: to force the clock during power-up
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input serial data pin
- V<sub>PP</sub>: ICC mode selection and programming voltage.

If ICCCLK or ICCDATA are used for other purposes in the application, a serial resistor has to be implemented to avoid a conflict in case one of the other devices forces the signal level.

Note:

To develop a custom programming tool, refer to the ST7 FLASH Programming and ICC Reference Manual which gives full details on the ICC protocol hardware and software.

# 4.5 IAP (In-application programming)

This mode uses a BootLoader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is

possible to download code from the USB interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.




Figure 9. Typical ICP interface

Note:

If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.

# 4.6 Program memory read-out protection

The read-out protection is enabled through an option bit.

For Flash devices, when this option is selected, the program and data stored in the Flash memory are protected against read-out (including a re-write protection). When this protection is removed by reprogramming the Option Byte, the entire Flash program memory is first automatically erased and the device can be reprogrammed.

Refer to the Option Byte description for more details.

# 4.7 Related documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Programming Reference Manual and to the ST7 ICC Protocol Reference Manual.

# 4.8 Register description

# FLASH control/status register (FCSR)

Read/Write

Reset Value: 0000 0000 (00h)

7							0
0	0	0	0	0	0	0	0

This register is reserved for use by Programming Tool software. It controls the FLASH programming and erasing operations. For details on customizing FLASH programming methods and In-Circuit Testing, refer to the ST7 FLASH Programming and ICC Reference Manual.

# 5 Central processing unit

## 5.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8-bit data manipulation.

# 5.2 Main features

- Enable executing 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power HALT and WAIT modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

# 5.3 CPU registers

The 6 CPU registers shown in *Figure 10* are not present in the memory mapping and are accessed by specific instructions.

# Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

#### Index registers (X and Y)


These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures.

#### Program counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (Program Counter Low which is the LSB) and PCH (Program Counter High which is the MSB).





#### Condition code register (CC)

Read/Write

Reset Value: 111x1xxx

7							0
1	1	I1	Н	10	N	Z	С

The 8-bit Condition Code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

#### Arithmetic management bits

Bit  $4 = \mathbf{H}$  Half carry.

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions.

- 0: No half carry has occurred.
- 1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 2 = N Negative.

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It's a copy of the result 7<sup>th</sup> bit.

- 0: The result of the last operation is positive or null.
- 1: The result of the last operation is negative
- (i.e. the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

57

Bit  $1 = \mathbf{Z} Zero$ .

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

0: The result of the last operation is different from zero.

1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

Bit 0 = **C** Carry/borrow.

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

0: No overflow or underflow has occurred.

1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

Interrupt Management Bits

Bit 5,3 = **I1**, **I0** Interrupt

The combination of the I1 and I0 bits gives the current interrupt software priority.

Interrupt Software Priority	I1	10
Level 0 (main)	1	0
Level 1	0	1
Level 2	0	0
Level 3 (= interrupt disable)	1	1

These two bits are set/cleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/cleared by software with the RIM, SIM, IRET, HALT, WFI and PUSH/POP instructions.

See the interrupt management chapter for more details.

### Stack Pointer (SP)

Read/Write

Reset Value: 017Fh

15							8
0	0	0	0	0	0	0	1
7	U.	I.	I	I.	I	I.	0
SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0

The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see *Figure 11*).