

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










#### Smartcard interface

#### **Features**

- Designed to be compatible with the NDS conditional access system
- IC card interface
- 3 or 5 V supply for the IC (V<sub>DD</sub> and GND)
- Three specifically protected half-duplex bidirectional buffered I/O lines to card contacts C4, C7 and C8
- DC-DC converter for V<sub>CC</sub> generation separately powered from a 5 V ± 20% supply (V<sub>DDP</sub> and PGND)
- 3 or 5 V ± 5 % regulated card supply voltage (V<sub>CC</sub>) with appropriate decoupling has the following capabilities:
  - I<sub>CC</sub> < 80 mA at V<sub>DDP</sub> = 4 to 6.5 V
  - Handles current spikes of 40 nA up to 20 MHz
  - Controls rise and fall times
  - Filtered overload detection at approximately 120 mA
- Thermal and short-circuit protection on all card contacts
- Automatic activation and deactivation sequences; initiated by software or by hardware in the event of a short-circuit, card take-off, overheating, V<sub>DD</sub> or V<sub>DDP</sub> drop-out
- Enhanced ESD protection on card side (> 6 kV)
- 26 MHz integrated crystal oscillator
- Clock generation for cards up to 20 MHz (divided by 1, 2, 4 or 8 through CLKDIV1 and CLKDIV2 signals) with synchronous frequency changes
- Non-inverted control of RST via pin RSTIN



- ISO 7816, GSM11.11 and EMV (payment systems) compatibility
- Supply supervisor for spike-killing during power-on and power-off and power-on reset (threshold fixed internally or externally by a resistor bridge)
- Built-in debounce on card presence contacts
- One multiplexed status signal off

### **Description**

The ST8024 is a complete low cost analog interface for asynchronous 3 V and 5 V smart cards. It can be placed between the card and the microcontroller with few external components to perform all supply protection and control functions. ST8024 is a direct replacement of ST8004.

Main applications are: smartcard readers for settop-box, IC card readers for banking, identification, pay TV.

Table 1. Device summary

Order codes	Temperature range	Packages	Packaging
ST8024CDR	- 25 to 85 °C	SO-28 (tape and reel)	1000 parts per reel
ST8024CTR	- 25 to 85 °C	TSSOP28 (tape and reel)	2500 parts per reel

March 2009 Rev 8 1/31

Contents ST8024

# **Contents**

1	Diag	ram5					
2	Pin o	configuration					
3	Maxi	laximum ratings					
4	Elect	trical characteristics9					
5	Fund	etional description16					
	5.1	Power supply					
	5.2	Voltage supervisor					
		5.2.1 Without external divider on pin PORADJ					
		5.2.2 With an external divider on pin PORADJ					
		5.2.3 Application examples					
	5.3	Clock circuitry					
	5.4	I/O transceivers					
	5.5	Inactive mode					
	5.6	Activation sequence					
	5.7	Active mode					
	5.8	Deactivation sequence					
	5.9	V <sub>CC</sub> generator					
	5.10	Fault detection					
6	Appl	ication					
7	Pack	age mechanical data					
<b>S</b>	Revi	sion history 30					

ST8024 List of tables

# List of tables

Table 1.	Device summary	1
Table 2.	Pin description	6
Table 3.	Absolute maximum ratings	8
Table 4.	Thermal data	8
Table 5.	Recommended operating conditions	8
Table 6.	Electrical characteristics over recommended operating condition	9
Table 7.	Step-up converter	. 10
Table 8.	Card supply voltage characteristics	. 10
Table 9.	Crystal connection (pins XTAL1 and XTAL2)	. 11
Table 10.	Data lines (pins I/O, I/OUC, AUX1, AUX2, AUX1UC AND AUX2UC)	. 11
Table 11.	Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated	
	11 k $\Omega$ pull-up resistor to V $_{CC}$	. 11
Table 12.	Data lines to microcontroller (pins I/OUC, AUX1UC AND AUX2UC with	
	integrated 11 $k\Omega$ pull-up resistor to $V_{DD}$	. 12
Table 13.	Internal oscillator	
Table 14.	Reset output to card reader (pin RST)	
Table 15.	Clock output to card reader (pin CLK)	
Table 16.	Control inputs (pins CLKDIV1, CLKDIV2, CMDVCC, RSTIN and 5 V / 3 V	. 14
Table 17.	Card presence inputs (pins PRES and PRES)	. 14
Table 18.	Interrupt output (pin OFF NMOS drain with integrated 20 k $\Omega$ pull-up resistor to V <sub>DD</sub> );	. 14
Table 19.	Protection and limitation	. 14
Table 20.	Timing	. 15
Table 21.	Clock frequency selection	. 18
Table 22.	Card presence indicator	. 19
Table 23.	Document revision history	. 30

List of figures ST8024

# **List of figures**


Figure 1.	Block diagram	5
Figure 2.	Pin connections	
Figure 3.	Definition of output and input transition times	15
Figure 4.	Voltage supervisor	
Figure 5.	Activation sequence using RSTIN and CMDVCC	20
Figure 6.	Activation sequence at t <sub>3</sub>	20
Figure 7.	Deactivation sequence	
Figure 8.	Behavior of OFF, CMDVCC, PRES and V <sub>CC</sub>	22
Figure 9.	Emergency deactivation sequence (card extraction)	
	Application diagram	

**577** 

ST8024 Diagram

# 1 Diagram

Figure 1. Block diagram



Pin configuration ST8024

# 2 Pin configuration

Figure 2. Pin connections




Table 2. Pin description

Table 2.	Fin description		
Pin n°	Symbol	Name and function	
1	CLKDIV1	Control of CLK frequency	
2	CLKDIV2	Control of CLK frequency	
3	5V/ <del>3V</del>	V <sub>CC</sub> selection pin	
4	PGND	Power ground for step-up converter	
5	C1+	External cap. for step-up converter	
6	V <sub>DDP</sub>	Power supply for step-up converter	
7	C1-	External cap. step-up converter	
8	V <sub>UP</sub>	Output of step-up converter	
9	PRES	Card presence input (active low)	
10	PRES	Card presence input (active high)	
11	I/O	Data line to and from card (C7) (internal 11 k $\Omega$ pull-up resistor connected to $V_{CC}$ )	
12	AUX2	Auxiliary line to and from card (C8) (internal 11 k $\Omega$ pull-up resistor connected to $V_{CC}$ )	
13	AUX1	Auxiliary line to and from card (C4) (internal 11 k $\Omega$ pull-up resistor connected to $V_{CC}$ )	
14	CGND	Ground for card signal (C5)	
15	CLK	Clock to card (C3)	
16	RST	Card reset (C2)	
17	V <sub>CC</sub>	Supply voltage for the card (C1)	
18	V <sub>THSEL</sub>	Deactivation threshold selector pin (under voltage lock-out)	

ST8024 Pin configuration

Table 2. Pin description (continued)

Pin n°	Symbol	Name and function
19	CMDVCC	Start activation sequence input (active low)
20	RSTIN	Card reset input from MCU
21	$V_{DD}$	Supply voltage
22	GND	Ground
23	OFF	Interrupt to MCU (active low)
24	XTAL1	Crystal or external clock input
25	XTAL2	Crystal connection (leave this pin open if external clock is used)
26	I/OUC	MCU data I/O line (internal 11 k $\Omega$ pull-up resistor connected to $V_{DD}$ )
27	AUX1UC	Non-inverting receiver input (internal 11 $k\Omega$ pull-up resistor connected to $V_{DD}$ )
28	AUX2UC	Non-inverting receiver input (internal 11 $k\Omega$ pull-up resistor connected to $V_{DD}$ )

Maximum ratings ST8024

# 3 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
$V_{DD,} V_{DDP}$	Supply voltage	-0.3	7	V
V <sub>n1</sub>	Voltage on pins XTAL1, XTAL2, 5V/3V, RSTIN, AUX2UC, AUX1UC, I/OUC, CLKDIV1, CLKDIV2, PORADJ, CMDVCC, PRES, PRES and OFF	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>n2</sub>	Voltage on card contact pins I/O, RST, AUX1, AUX2 and CLK	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>n3</sub>	Voltage on pins V <sub>UP</sub> S1 and S2		7	V
ESD1	MIL-STD-883 class 3 on card contact pins, PRES and PRES (1) (2)	-6	6	kV
ESD2	MIL-STD-883 class 2 on microcontroller contact pins and RSTIN <sup>(1)</sup> <sup>(2)</sup>	-2	2	kV
T <sub>J(MAX)</sub>	Maximum operating junction temperature		150	°C
T <sub>STG</sub>	Storage temperature range	-40	150	°C

<sup>1.</sup> All card contacts are protected against any short with any other card contact

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Thermal data

Symbol	Parameter	Condition	SO-28	TSSOP28	Unit
R <sub>thJA</sub>	Thermal resistance junction-ambient temperature	Multilayer test board (Jedec standard)	56	50	°K/W

Table 5. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
T <sub>A</sub>	Temperature range		-25		85	°C

<sup>2.</sup> Method 3015 (HBM, 1500  $\Omega$ , 100 pF) 3 positive pulses and 3 negative pulses on each pin referenced to ground.

# 4 Electrical characteristics

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25  $^{\circ}C.$ 

Table 6. Electrical characteristics over recommended operating condition

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{DD}$	Supply voltage		2.7		6.5	V
V	Supply voltage for the	V <sub>CC</sub> = 5V; II <sub>CC</sub> I < 80 mA	4.0	5	6.5	V
$V_{DDP}$	voltage doubler	V <sub>CC</sub> = 5V; II <sub>CC</sub> I < 20 mA	3.0		6.5	, v
1	Cupply ourrant	Card Inactive			1.2	mA
I <sub>DD</sub>	Supply current	Card Active; f <sub>CLK</sub> = f <sub>XTAL</sub> ; C <sub>L</sub> = 30pF			1.5	IIIA
		Inactive mode			0.1	
I <sub>DDP</sub>	DC-DC converter supply current	Active mode; f <sub>CLK</sub> = f <sub>XTAL</sub> ; C <sub>L</sub> = 30pF; II <sub>CC</sub> I = 0			10	mA
55.	current	V <sub>CC</sub> = 5V; II <sub>CC</sub> I = 80 mA			200	1
		V <sub>CC</sub> = 3V; II <sub>CC</sub> I = 65 mA			100	1
V <sub>th2</sub>	Falling threshold voltage on V <sub>DD</sub>	no external resistors at pin PORADJ; V <sub>DD</sub> level falling	2.35	2.45	2.55	V
V <sub>HYS2</sub>	Hysteresis of threshold voltage V <sub>th2</sub>	no external resistors at pin PORADJ	50	100	150	mV
V <sub>th(ext)rise</sub>	External rising threshold voltage on V <sub>DD</sub>	external resistor bridge at pin PORADJ; V <sub>DD</sub> level rising	1.25	1.28	1.31	V
V <sub>th(ext)fall</sub>	External falling threshold voltage on V <sub>DD</sub>	external resistor bridge at pin PORADJ; V <sub>DD</sub> level falling	1.19	1.22	1.25	V
V <sub>HYS(ext)</sub>	Hysteresis of threshold voltage V <sub>th(ext)</sub>	external resistor bridge at pin PORADJ	30	60	90	mV
$\Delta V_{HYS(ext)}$	Hysteresis of threshold voltage V <sub>th(ext)</sub> variation with temperature	external resistor bridge at pin PORADJ			0.25	mV/K
	Width of internal Power-	no external resistor at pin PORADJ	4	8	12	ma
ıМ	On reset pulse	external resistor bridge at pin PORADJ	8	16	24	ms
V <sub>th2</sub> V <sub>HYS2</sub> V <sub>th(ext)rise</sub> V <sub>th(ext)fall</sub> V <sub>HYS(ext)</sub> t <sub>W</sub> l <sub>L</sub>	Leakage current on pin	V <sub>PORADJ</sub> < 0.5 V	-0.1	4	10	μΑ
'L 	PORADJ	V <sub>PORADJ</sub> > 1.0 V	-1		1	μΑ
P <sub>TOT</sub>	Total power dissipation	Continuous operation; T <sub>a</sub> = -25 to 85°C			0.56	W

Electrical characteristics ST8024

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_{A}$  = 25 °C.

Table 7. Step-up converter

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f <sub>CLK</sub>	Clock frequency	Card active	2.2		3.2	MHz
.,	Threshold voltage for step-	5 V card	5.2	5.8	6.2	
V <sub>th(vd-vf)</sub>	up converter to change to voltage follower	3 V card	3.8	4.1	4.4	V
V	Output voltage on pin V <sub>UP</sub>	V <sub>CC</sub> = 5 V	5.2	5.7	6.2	V
V <sub>UP(av)</sub>	(average value)	V <sub>CC</sub> = 3 V; V <sub>DDP</sub> = 3.3 V	3.5	3.9	4.3	V

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25  $^{\circ}C$  (*Note 1*).

Table 8. Card supply voltage characteristics

Symbol	Parameter	Test condition	ıs	Min.	Тур.	Max.	Unit
C <sub>VCC</sub>	External capacitance on pin V <sub>CC</sub>	Note 2 and Note 3		80		220	nF
.,		Card Inactive; II <sub>CC</sub> I = 0 mA	5 and 3V card	-0.1	0	0.1	
		Card Inactive; II <sub>CC</sub> I = 1 mA	5 and 3V card	-0.1	0	0.3	
V <sub>CC</sub>		Card Active; II <sub>CC</sub> I < 80 mA	5 V card	4.75	5	5.25	
		Card Active; II <sub>CC</sub> I < 65 mA	3 V card	2.85	3	3.15	
	Card supply voltage (including ripple voltage)	Card Active; single current pulse $I_P = -100$ mA; $t_p = 2 \mu s$	5 V card	4.65	5	5.25	- v
		Card Active; single current pulse I <sub>P</sub> =-100 mA; t <sub>p</sub> =2 µs	3 V card	2.76	3	3.20	
		Card active; current pulses,	5 V card	4.65	5	0 0.1 0 0.3 5 5.25 3 3.15 5 5.25 3 3.20 5 5.25 3 3.20 5 5.25 3 3.20 350 80 65 120	
		$Q_P = 40 \text{ nAs}$	3 V card	2.76	3		
		Card Active; current pulses	5 V card	4.65	5		
	Card active, current pulses, $Q_P = 40 \text{ nAs}$ $3 \text{ V}$ $Q_P = 40 \text{ nAs}$ with $ I _{CC}  < 200 \text{mA}$ , $t_p < 400 \text{ ns}$ $3 \text{ V}$	3 V card	2.76	3	3.20		
V <sub>CC</sub> (RIPPLE) (P-P)	Ripple voltage on V <sub>CC</sub> (Peak to Peak value)	f <sub>RIPPLE</sub> = 20 kHz to 200 MH:	Z			350	mV
		V <sub>CC</sub> = 0 to 5V				80	
$II_{CC}I$	Card supply current	V <sub>CC</sub> = 0 to 3V				65	mA
		V <sub>CC</sub> short circuit to GND		90		220  0.1  0.3  5.25  3.15  5.25  3.20  5.25  3.20  5.25  3.20  5.25  3.20  65  120	
S <sub>R</sub>	Slew rate	Slew up or down		0.08	0.15	0.22	V/µs

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25 °C.

Table 9. Crystal connection (pins XTAL1 and XTAL2)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>XTAL1,2</sub>	External capacitance on pins XTAIL1, XTAIL2	Depends on type of crystal or resonator used			15	pF
f <sub>XTAL</sub>	Crystal frequency		2		26	MHz
f <sub>XTAL1</sub>	Frequency applied on pin XTAL1		0		26	MHz
V <sub>IH</sub>	High level input voltage on pin XTAIL1		0.7 V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Low level input voltage on pin XTAIL1		-0.3		+0.3V <sub>DD</sub>	V

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25 °C.

Table 10. Data lines (pins I/O, I/OUC, AUX1, AUX2, AUX1UC AND AUX2UC)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{D(I/O-I/OUC)}, t_{D(I/OUC-I/O)}$	I/O to I/OUC, I/OUC to I/O falling edge delay				200	ns
t <sub>pu</sub>	Active pull-up pulse width				100	ns
f <sub>I/O(MAX)</sub>	Maximum frequency on data lines				1	MHz
C <sub>I</sub>	Input capacitance on data lines				10	pF

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_{A}$  = 25 °C.

Table 11. Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated 11 k $\Omega$  pull-up resistor to V $_{\rm CC}$ 

Symbol	Parameter	Test co	nditions	Min.	Тур.	Max.	Unit
V	Output voltage	Inactive mode	NO LOAD	0		0.1	V
V <sub>O(inactive)</sub>		mactive mode	I <sub>O(inactive)</sub> =1mA			0.3	V
I <sub>O(inactive)</sub>	Output current	Inactive mode; p	oin grounded			-1	mA
V <sub>OH</sub>	High level output voltage	No DC Load		0.9 V <sub>CC</sub>		V <sub>CC</sub> +0.1	
		5 and 3 V cards	; I <sub>OH</sub> < - 40µA	0.75 V <sub>CC</sub>		V <sub>CC</sub> +0.1	V
		$ I_{OH}  \ge 10 \text{mA}$		0		0.4	
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 1 mA		0		0.2	V
VOL	Low level output voltage	$I_{OL} \ge 15 \text{ mA}$		V <sub>CC</sub> -0.4		V <sub>CC</sub>	
V <sub>IH</sub>	High level input voltage			1.5		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low level input voltage			0.3		0.8	V
II <sub>LIH</sub> I	High level input leakage current	$V_{IH} = V_{CC}$				10	μΑ
II <sub>IL</sub> I	Low level input current	V <sub>IL</sub> = 0 V				600	μΑ

57

Electrical characteristics ST8024

Table 11. Data lines to card reader (pins I/O, AUX1 AND AUX2 with integrated 11  $k\Omega$  pull-up resistor to  $V_{CC}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
R <sub>PU</sub>	Integrated pull-up resistor	Pull-up resistor to V <sub>CC</sub>	9	11	13	kΩ
t <sub>T(DI)</sub>	Data input transition time	V <sub>IL</sub> max to V <sub>IH</sub> min.			1.2	μs
t <sub>T(DO)</sub>	Data output transition time	$V_O = 0 \text{ to } V_{CC}; C_L \le 80 \text{ pF}; 10\%$ to 90%			0.1	μs
I <sub>PU</sub>	Current when pull-up active	$V_{OH} = 0.9V_{CC}; C_L = 80 pF$	-1			mA

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25  $^{\circ}C.$ 

Table 12. Data lines to microcontroller (pins I/OUC, AUX1UC AND AUX2UC with integrated 11 k $\Omega$  pull-up resistor to V<sub>DD</sub>

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V.	High level output voltage	5 and 3 V card; I <sub>OH</sub> < - 40μA	0.75 V <sub>DD</sub>		V <sub>DD</sub> +0.1	V
V <sub>OH</sub>	Tilgit level output voltage	No DC Load	0.9 V <sub>DD</sub>		V <sub>DD</sub> +0.1	V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 1 mA	0		0.3	V
V <sub>IH</sub>	High level input voltage		0.7 V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Low level input voltage		-0.3		0.3 V <sub>DD</sub>	V
II <sub>LIH</sub> I	High level input leakage current	$V_{IH} = V_{DD}$			10	μΑ
IILI	Low level input current	V <sub>IL</sub> = 0 V			600	μΑ
R <sub>PU</sub>	Internal pull-up resistance to $V_{DD}$	Pull-up resistor to V <sub>DD</sub>	9	11	13	kΩ
t <sub>T(DI)</sub>	Data input transition time	V <sub>IL(max)</sub> to V <sub>IH(min)</sub>			1.2	μs
t <sub>T(DO)</sub>	Data output transition time	$V_O = 0 \text{ to } V_{DD}; C_L < 30 \text{ pF};$ 10% to 90%			0.1	μs
I <sub>PU</sub>	Current when pull-up active	$V_{OH} = 0.9V_{DD}; C_L = 30 pF$	-1			mA

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25  $^{\circ}C.$ 

Table 13. Internal oscillator

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
f <sub>OSC(INT)</sub>	Frequency of internal oscillator	Inactive mode	55	140	200	kHz
	Prequency of internal oscillator	Active mode	2.2	2.7	3.2	MHz

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25  $^{\circ}C.$ 

Table 14. Reset output to card reader (pin RST)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	Output voltage in inactive mode	I <sub>O(inactive)</sub> = 1 mA	0		0.3	V
V <sub>O(inactive)</sub>		No Load	0		0.1	V
I <sub>O(inactive)</sub>	Output current	Inactive mode; pin grounded	0		-1	mA
t <sub>D(RSTIN-RST)</sub>	RSTN to RST Delay	RST Enable			2	μs
V.	Low lovel output voltage	I <sub>OL</sub> = 200 μA	0		0.2	V
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 20 mA (current limit)	V <sub>CC</sub> -0.4		V <sub>CC</sub>	V
V.	High lovel output voltage	I <sub>OH</sub> = -200 μA	0.9V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = -20 mA (current limit)	0		0.4	V
t <sub>R,</sub> t <sub>F</sub>	Rise and fall time	C <sub>L</sub> = 100 pF; V <sub>CC</sub> = 5 or 3 V			0.1	μs

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25  $^{\circ}C.$ 

Table 15. Clock output to card reader (pin CLK)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V	Output voltage in inactive mode	I <sub>O(inactive)</sub> = 1 mA	0		0.3	V
V <sub>O(inactive)</sub>		No Load	0		0.1	V
I <sub>O(inactive)</sub>	Output current	CLK Inactive mode; pin grounded	0		-1	mA
	Low level output voltage	I <sub>OL</sub> = 200 μA	0		0.3	
V <sub>OL</sub>		I <sub>OL</sub> = 70 mA (current limit)	V <sub>CC</sub> -0.4		V <sub>CC</sub>	V
	High level output voltage	I <sub>OH</sub> = -200 μA	0.9V <sub>CC</sub>		V <sub>CC</sub>	
V <sub>OH</sub>		I <sub>OH</sub> = -70 mA (current limit)	0		0.4	V
t <sub>R,</sub> t <sub>F</sub>	Rise and fall time	C <sub>L</sub> = 30 pF ( <i>Note 4</i> )			16	ns
δ	Duty factor (except for f <sub>XTALS</sub> )	C <sub>L</sub> = 30 pF ( <i>Note 4</i> )	45		55	%
S <sub>R</sub>	Slew rate	Slew up or down; C <sub>L</sub> = 30 pF	0.2			V/ns

577

Electrical characteristics ST8024

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25 °C (*Note 5*)

Table 16. Control inputs (pins CLKDIV1, CLKDIV2, CMDVCC, RSTIN and 5 V / 3 V

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{IL}$	Input voltage low		-0.3		0.3V <sub>DD</sub>	V
V <sub>IH</sub>	Input voltage high		0.7V <sub>DD</sub>		$V_{DD}$	٧
II <sub>LIH</sub> I	Input leakage current high	$V_{IH} = V_{DD}$			1	μΑ
II <sub>LIL</sub> I	Input leakage current low	V <sub>IL</sub> = 0			1	μΑ

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25 °C (*Note 6*)

Table 17. Card presence inputs (pins PRES and PRES)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input voltage low		-0.3		0.3 V <sub>DD</sub>	V
V <sub>IH</sub>	Input voltage high		0.7 V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
II <sub>LIH</sub> I	Input leakage current high	$V_{IH} = V_{DD}$			5	μΑ
II <sub>LIL</sub> I	Input leakage current low	V <sub>IL</sub> = 0			5	μΑ

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25  $^{\circ}C$ 

Table 18. Interrupt output (pin  $\overline{OFF}$  NMOS drain with integrated 20 k $\Omega$  pull-up resistor to  $V_{DD}$ );

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>OL</sub>	Low level output voltage	I <sub>OL</sub> = 2 mA	0		0.3	V
V <sub>OH</sub>	High level output voltage	I <sub>OH</sub> = -15 μA	0.75 V <sub>DD</sub>			٧
R <sub>PU</sub>	Integrated pull-up resistor	20k $\Omega$ Pull-up resistor to V <sub>DD</sub>	16	20	24	kΩ

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_{A}$  = 25  $^{\circ}C.$ 

Table 19. Protection and limitation

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
II <sub>CC(SD)</sub> I	Shutdown and limitation current pin $V_{CC}$		90		120	mA
I <sub>I/O(lim)</sub>	limitation current pins I/O, AUX1 and AUX2		-15		15	mA
I <sub>CLK(lim)</sub>	limitation current pin CLK		-70		70	mA
I <sub>RST(lim)</sub>	limitation current pin RST		-20		20	mA
T <sub>SD</sub>	Shut down temperature			150		°C

 $V_{DD}$  = 3.3 V,  $V_{DDP}$  = 5 V,  $f_{XTAL}$  = 10 MHz, unless otherwise noted. Typical values are to  $T_A$  = 25 °C.


Table 20. Timing

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>ACT</sub>	Activation time	(See Figure 5)		180	220	μs
t <sub>DE</sub>	Deactivation time	(See Figure 7)	60	80	100	μs
t <sub>3</sub>	Start of the windows for sending CLK to card	(See Figure 6)			130	μs
t <sub>5</sub>	End of the windows for sending CLK to card	(See Figure 6)	140			μs
t <sub>debounce</sub>	Debounce time pins PRES and PRES	(See Figure 8)	140			μs

Note: 1 All parameters remain within limits but are tested only statistically for the temperature range. When a parameter is specified as a function of  $V_{DD}$  or  $V_{CC}$  it means their actual value at the moment of measurement.

- To meet these specifications, pin  $V_{CC}$  should be decoupled to CGND using two ceramic multilayer capacitors of low ESR both with values of 100 nF and 100 nF (see Figure 10).
- 3 Permitted capacitor values are 100 + 100 nF, or 220 nF.
- 4 Transition time and duty factor definitions are shown in Figure 3;  $\delta = t_1/(t_1 + t_2)$ .
- 5 Pin CMDVCC is active LOW; pin RSTIN is active HIGH; for CLKDIV1 and CLKDIV2 functions see Table 20
- 6 Pin PRES is active LOW; pin PRES is active HIGH see Figure 8 and Figure 9; PRES has an integrated 1.25 μA current source to GND. (PRES to V<sub>DD</sub>); the card is considered present if at least one of the inputs PRES or PRES is active.

Figure 3. Definition of output and input transition times



577

### 5 Functional description

Throughout this document it is assumed that the reader is familiar with ISO7816 terminology.

### 5.1 Power supply

The supply pins for the IC are  $V_{DD}$  and GND.  $V_{DD}$  should be in the range of 2.7 to 6.5 V. All signals interfacing with the system controller are referred to  $V_{DD}$ , therefore  $V_{DD}$  should also supply the system controller. All card reader contacts remain inactive during power-on or power-off.

The internal circuits are maintained in the reset state until  $V_{DD}$  reaches  $V_{th2} + V_{hys2}$  and for the duration of the internal power-on reset pulse,  $t_W$  (see *Figure 4*). When  $V_{DD}$  falls below  $V_{th2}$ , an automatic deactivation of the contacts is performed.

A DC-DC converter is incorporated to generate the 5 or 3 V card supply voltage ( $V_{CC}$ ). The DC-DC converter should be supplied separately by  $V_{DDP}$  and PGND. Due to the possibility of large transient currents, the two 100 nF capacitors of the DC-DC converter should be located as near as possible to the IC and have an ESR less than 100 m $\Omega$ .

The DC-DC converter functions as a voltage doubler or a voltage follower according to the respective values of  $V_{CC}$  and  $V_{DDP}$  (both have thresholds with a hysteresis of 100 mV).

The DC-DC converter function changes as follows:

 $V_{CC} = 5 \text{ V}$  and  $V_{DDP} > 5.8 \text{ V}$ ; voltage follower

 $V_{CC} = 5 \text{ V}$  and  $V_{DDP} < 5.7 \text{ V}$ ; voltage doubler

 $V_{CC} = 3 \text{ V}$  and  $V_{DDP} > 4.1 \text{ V}$ ; voltage follower

 $V_{CC} = 3 \text{ V}$  and  $V_{DDP} < 4.0 \text{ V}$ ; voltage doubler.

Supply voltages V<sub>DD</sub> and V<sub>DDP</sub> may be applied to the IC in any sequence.

After powering the device, OFF remains LOW until CMDVCC is set HIGH.

During power off, OFF falls LOW when V<sub>DD</sub> is below the falling threshold voltage.

### 5.2 Voltage supervisor

#### 5.2.1 Without external divider on pin PORADJ

The voltage supervisor surveys the  $V_{DD}$  supply. A defined reset pulse of approximately 8 ms ( $t_W$ ) is used internally to keep the IC inactive during power-on or power-off of the  $V_{DD}$  supply (see *Figure 4*).

As long as  $V_{DD}$  is less than  $V_{th2} + V_{hys2}$ , the IC remains inactive whatever the levels on the command lines. This state also lasts for the duration of  $t_W$  after  $V_{DD}$  has reached a level higher than  $V_{th2} + V_{hys2}$ . When  $V_{DD}$  falls below  $V_{th2}$ , a deactivation sequence of the contacts is performed.




Figure 4. Voltage supervisor

#### 5.2.2 With an external divider on pin PORADJ

If an external resistor bridge is connected to pin PORADJ (R1 and R2 in *Figure 1*), then the following occurs:

 The internal threshold voltage V<sub>th2</sub> is overridden by the external voltage and by the hysteresis, therefore:

$$\begin{split} &V_{th2(ext)(rise)} = (1 + R1/R2) \ x \ (V_{bridge} + V_{hys(ext)}/2) \\ &V_{th2(ext)(fall)} = (1 + R1/R2) \ x \ (V_{bridge} \ _{-} V_{hys(ext)}/2) \\ &where \ V_{bridge} = 1.25 \ V \ typ. \ and \ V_{hys(ext)} = 60 \ mV \ typ. \end{split}$$

- The reset pulse width t<sub>W</sub> is doubled to approximately 16 ms.

Input PORADJ is biased internally with a pull-down current source of 4  $\mu$ A which is removed when the voltage on pin PORADJ exceeds 1 V.

This ensures that after detection of the external bridge by the IC during power-on, the input current on pin PORADJ does not cause inaccuracy of the bridge voltage.

The minimum threshold voltage should be higher than 2 V. The maximum threshold voltage may be up to  $V_{DD}$ .

#### 5.2.3 Application examples

The voltage supervisor is used as power-on reset and as supply dropout detection during a card session. Supply dropout detection is to ensure that a proper deactivation sequence is followed before the voltage is too low. For the internal voltage supervisor to function, the system microcontroller should operate down to 2.35 V to ensure a proper deactivation sequence. If this is not possible, external resistor values can be chosen to overcome the problem.

### 5.3 Clock circuitry

The card clock signal (CLK) is derived from a clock signal input to pin XTAL1 or from a crystal operating at up to 26 MHz connected between pins XTAL1 and XTAL2.

The clock frequency can be  $f_{XTAL}$ ,  $1/2 \times f_{XTAL}$ ,  $1/4 \times f_{XTAL}$  or  $1/8 \times f_{XTAL}$ . Frequency selection is made via inputs CLKDIV1 and CLKDIV2 (see *Table 21*).

CLKDIV1	CLKDIV2	f <sub>CLK</sub>
0	0	f <sub>XTAL</sub> /8
0	1	f <sub>XTAL</sub> /4
1	1	f <sub>XTAL</sub> /2
1	0	f <sub>XTAL</sub>

Table 21. Clock frequency selection (1)

The frequency change is synchronous, which means that during transition no pulse is shorter than 45 % of the smallest period, and that the first and last clock pulses about the instant of change have the correct width.

When changing the frequency dynamically, the change is effective for only eight periods of XTAL1 after the command. The duty factor of  $f_{XTAL}$  depends on the signal present at pin XTAL1. In order to reach a 45 to 55 % duty factor on pin CLK, the input signal on pin XTAL1 should have a duty factor of 48 to 52 % and transition times of less than 5 % of the input signal period.

If a crystal is used, the duty factor on pin CLK may be 45 to 55 % depending on the circuit layout and on the crystal characteristics and frequency. In other cases, the duty factor on pin CLK is guaranteed between 45 and 55 % of the clock period.

The crystal oscillator runs as soon as the IC is powered up. If the crystal oscillator is used, or if the clock pulse on pin XTAL1 is permanent, the clock pulse is applied to the card as shown in the activation sequences shown in *Figure 5* and *Figure 6* 

If the signal applied to XTAL1 is controlled by the system microcontroller, the clock pulse will be applied to the card when it is sent by the system microcontroller (after completion of the activation sequence).

#### 5.4 I/O transceivers

The three data lines I/O, AUX1 and AUX2 are identical. The idle state is realized by both I/O and I/OUC lines being pulled HIGH via a 11 k $\Omega$  resistor (I/O to V $_{CC}$  and I/OUC to V $_{DD}$ ). Pin I/O is referenced to V $_{CC}$ , and pin I/OUC to V $_{DD}$ , thus allowing operation when V $_{CC}$  is not equal to V $_{DD}$ . The first side of the transceiver to receive a falling edge becomes the master. An anti-latch circuit disables the detection of falling edges on the line of the other side, which then becomes a slave. After a time delay t $_{d(edge)}$ , an N transistor on the slave side is turned on, thus transmitting the logic 0 present on the master side. When the master side returns to logic 1, a P transistor on the slave side is turned on during the time delay t $_{pu}$  and then both sides return to their idle states. This active pull-up feature ensures fast LOW-to-HIGH transitions; it is able to deliver more than 1 mA at an output voltage of up to 0.9 V $_{CC}$  into an 80 pF load. At the end of the active pull-up pulse, the output voltage depends only on the internal pull-up resistor and the load current. The current to and from the card I/O lines is limited internally to 15 mA and the maximum frequency on these lines is 1 MHz.

The status of pins CLKDIV1 and CLKDIV2 must not be changed simultaneously; a delay of 10 ns minimum between changes is needed; the minimum duration of any state of CLK is eight periods of XTAL1.

#### 5.5 Inactive mode

After a power-on reset, the circuit enters the inactive mode. A minimum number of circuits are active while waiting for the microcontroller to start a session:

- All card contacts are inactive (approximately 200  $\Omega$  to GND)
- Pins I/OUC, AUX1UC and AUX2UC are in the high-impedance state (11 k $\Omega$  pull-up resistor to  $V_{DD}$ )
- Voltage generators are stopped
- XTAL oscillator is running
- Voltage supervisor is active
- The internal oscillator is running at its low frequency.

### 5.6 Activation sequence

After power-on and after the internal pulse width delay, the system microcontroller can check the presence of a card using the signals OFF and CMDVCC as shown in *Table 22*.

If the card is in the reader (this is the case if <u>PRES</u> or <u>PRES</u> is active), the system microcontroller can start a card session by pulling <u>CMDVCC</u> LOW. The following sequence then occurs (see *Figure 6*):

- 1. CMDVCC is pulled LOW and the internal oscillator changes to its high frequency (t<sub>0</sub>).
- 2. The voltage doubler is started (between  $t_0$  and  $t_1$ ).
- 3.  $V_{CC}$  rises from 0 to 5 V (or 3 V) with a controlled slope ( $t_2 = t_1 + 1.5 \text{ x T}$ ) where T is 64 times the period of the internal oscillator (approximately 25  $\mu$ s).
- 4. I/O, AUX1 and AUX2 are enabled ( $t_3 = t_1 + 4T$ ) (these were pulled LOW until this moment).
- 5. CLK is applied to the C3 contact of the card reader  $(t_4)$ .
- 6. RST is enabled  $(t_5 = t_1 + 7T)$ .

The clock may be applied to the card using the following sequence (see *Figure 5*):


- 1. Set RSTIN HIGH.
- 2. Set CMDVCC LOW.
- 3. Reset RSTIN LOW between t<sub>3</sub> and t<sub>5</sub>; CLK will start at this moment.
- 4. RST remains LOW until t<sub>5</sub>, when RST is enabled to be the copy of RSTIN.
- 5. After  $t_5$ , RSTIN has no further affect on CLK; this allows a precise count of CLK pulses before toggling RST.

If the applied clock is not needed, then  $\overline{\text{CMDVCC}}$  may be set LOW with RSTIN LOW. In this case, CLK will start at  $t_3$  (minimum 200 ns after the transition on I/O), and after  $t_5$ , RSTIN may be set HIGH in order to obtain an Answer To Request (ATR) from the card.


Activation should not be performed with RSTIN held permanently HIGH

Table 22. Card presence indicator

OFF	CMDVCC	Indication
Н	Н	Card present
L	Н	Card not present







#### 5.7 Active mode

When the activation sequence is completed, the ST8024 will be in its active mode. Data are exchanged between the card and the microcontroller via the I/O lines.

The ST8024 is designed for cards without  $V_{PP}$  (the voltage required to program or erase the internal non-volatile memory).

#### 5.8 Deactivation sequence

When a session is completed, the microcontroller sets the  $\overline{\text{CMDVCC}}$  line HIGH. The circuit then executes an automatic deactivation sequence by counting the sequencer back and finishing in the inactive mode (see *Figure 7*):

- 1. RST goes LOW (t<sub>10</sub>).
- 2. CLK is held LOW ( $t_{12} = t_{10} + 0.5 \text{ x T}$ ) where T is 64 times the period of the internal oscillator (approximately 25 µs).
- 3. I/O, AUX1 and AUX2 are pulled LOW ( $t_{13} = t_{10} + T$ ).
- 4.  $V_{CC}$  starts to fall towards zero ( $t_{14} = t_{10} + 1.5 \times T$ ).
- 5. The deactivation sequence is complete at  $t_{de}$ , when  $V_{CC}$  reaches its inactive state.
- 6.  $V_{UP}$  falls to zero ( $t_{15}$  =  $t_{10}$  + 5T) and all card contacts become low-impedance to GND; I/OUC, AUX1UC and AUX2UC remain at  $V_{DD}$  (pulled-up via a 11 k $\Omega$  resistor).
- 7. The internal oscillator returns to its lower frequency.




Figure 7. Deactivation sequence

### 5.9 V<sub>CC</sub> generator

The  $V_{CC}$  generator has a capacity to supply up to 80 mA continuously at 5 V and 65 mA at 3 V. An internal overload detector operates at approximately 120 mA. Current samples to the

detector are internally filtered, allowing spurious current pulses up to 200 mA with a duration in the order of µs to be drawn by the card without causing deactivation. The average current must stay below the specified maximum current value. For reasons of V<sub>CC</sub> voltage accuracy, a 100 nF capacitor with an ESR < 100 m $\Omega$  should be tied to CGND near to pin V<sub>CC</sub>, and 100 nF capacitor with the same ESR should be tied to CGND near card reader contact C1.

#### 5.10 Fault detection

The following fault conditions are monitored:

- Short-circuit or high current on V<sub>CC</sub>
- Removal of a card during a transaction
- V<sub>DD</sub> dropping
- DC-DC converter operating out of the specified values (V<sub>DDP</sub> too low or current from V<sub>IIP</sub> too high)
- Overheating.
- There are two different cases (see Figure 8):
- CMDVCC HIGH outside a card session. Output OFF is LOW if a card is not in the card reader, and HIGH if a card is in the reader. A voltage drop on the V<sub>DD</sub> supply is detected by the supply supervisor, this generates an internal Power-on reset pulse but does not act upon OFF. No short-circuit or overheating is detected because the card is not powered-up.
- CMDVCC LOW within a card session. Output OFF goes LOW when a fault condition is detected. As soon as this occurs, an emergency deactivation is performed automatically (see Figure 9). When the system controller resets CMDVCC to HIGH it may sense the OFF level again after completing the deactivation sequence. This distinguishes between a hardware problem or a card extraction (OFF goes HIGH again if a card is present).

Depending on the type of card-present switch within the connector (normally-closed or normally-open) and on the mechanical characteristics of the switch, bouncing may occur on the PRES signals at card insertion or withdrawal.

There is a debounce feature in the device with an 8 ms typical duration (see *Figure 8*). When a card is inserted, output OFF goes HIGH only at the end of the debounce time.

When the card is extracted, an automatic deactivation sequence of the card is performed on the first true/false transition on PRES or PRES and output OFF goes LOW.




Figure 8. Behavior of OFF, CMDVCC, PRES and V<sub>CC</sub>





Figure 9. Emergency deactivation sequence (card extraction)

Application ST8024

# 6 Application

Figure 10. Application diagram



- (1) These capacitors must be of the low ESR-type and be placed near the IC (within 100 mm).
- (2) ST8024 and the microcontroller must use the same  $V_{DD}$  supply.
- (3) Make short, straight connections between CGND, C5 and the ground connection to the capacitor.
- (4) Mount one low ESR-type 100 nF capacitor close to pin  $V_{\mbox{\footnotesize CC}}$ .
- (5) Mount one low ESR-type 100 nF capacitor close to C1 contact.
- (6) The connection to C3 should be routed as far from C2, C7, C4 and C8 and, if possible, surrounded by grounded tracks.
- (7) Optional resistor bridge for changing the threshold of  $V_{DD}$ . If this bridge is not required pin 18 should be connected to ground.

# 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.