



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




---

## 4-channel digital audio system with FFX™ driver

---

### Features

- High efficiency FFX™ class-D modulator
- 100-dB dynamic range
- Two stereo channels with I<sup>2</sup>S input/output data interface
- 16-bit stereo ADC input with PGA and microphone biasing
- Analog and digital muxing/mixing capability
- 4-channel input sample rate converter (8 kHz to 192 kHz)
- Four channels of 24-bit audio processing
- Flexible channel mapping and routing
- Output configurations:
  - 2.0
  - 2.1
  - 4.0
  - Mono
- Embedded CMOS bridge: up to 0.5 W/channel
- pfStart™ for pop-free single-ended operations
- Play and record simultaneous operation
- Pre and post mix stages
- Individual channel and master gain/attenuation



- Digital gain/attenuation -105 dB to +36 dB in 0.5-dB steps
- Soft volume update and muting
- DC-blocking selectable high-pass filter
- Selectable de-emphasis filter
- Up to 13 28-bit user programmable biquads (EQ) per channel
- Bass/treble tone control
- Ternary, binary or phase shift modulation
- PWM output
- Headphone output with jack detector
- I<sup>2</sup>C control.

**Table 1. Device summary**

Order code	Temperature range	Package	Packaging
STA321	0 to 70 °C	LQFP-64 EPD	Tray
STA321TR	0 to 70 °C	LQFP-64 EPD	Tape and reel

# Contents

- 1 Overview ..... 9**
- 2 Pin description ..... 10**
- 3 Electrical specifications ..... 13**
  - 3.1 Absolute maximum ratings ..... 13
  - 3.2 Recommended operating conditions ..... 13
  - 3.3 Electrical characteristics ..... 14
  - 3.4 Embedded crystal oscillator ..... 17
  - 3.5 Embedded DC regulator ..... 19
- 4 Power-up and power-down sequences ..... 20**
  - 4.1 Device power-up ..... 20
  - 4.2 Software power-down mode ..... 21
    - 4.2.1 Configuration example ..... 22
  - 4.3 Hardware power-down mode ..... 23
    - 4.3.1 Mild power-down ..... 25
    - 4.3.2 Full power-down ..... 27
- 5 Clock management ..... 29**
  - 5.1 System clock ..... 30
    - 5.1.1 Configuration example ..... 30
  - 5.2 Peripheral clock manager ..... 31
  - 5.3 Fractional PLL ..... 31
    - 5.3.1 PLL block description ..... 31
    - 5.3.2 Output frequency computation ..... 32
- 6 Digital processing stage ..... 34**
  - 6.1 Signal processing flow ..... 34
  - 6.2 Sampling rate converter ..... 35
  - 6.3 Pre-EQ mix 1 and post-EQ mix ..... 36
    - 6.3.1 Presets ..... 37
  - 6.4 Pre scaler ..... 37

6.4.1	Presets	37
6.5	Equalization, tone control and effects	37
6.6	Biquads	39
6.6.1	Presets	39
6.7	High-pass filter	39
6.8	Deemphasis filter	40
6.9	Bass and treble control	41
6.9.1	Configuration example	42
6.10	Programmable delay	42
6.10.1	Presets	42
6.11	Volume and mute control	42
6.12	Limiter (clamping)	43
6.13	FFX channel re-mapping	43
6.14	Memory programming	44
6.14.1	Writing one coefficient/location to RAM	44
6.14.2	Writing a set of five coefficients/locations to RAM	45
6.14.3	Reading a set of five coefficients/locations from RAM	46
6.14.4	RAM mapping	47
<b>7</b>	<b>FFX</b>	<b>52</b>
7.1	Functional description	52
7.2	Modulation schemes	52
7.3	PWM shift feature	55
7.4	Ternary mode	56
7.5	Minimum pulse limitation	56
7.6	Headphone modulation	57
7.7	pfStart™ operation	58
7.8	PWM00 output	59
<b>8</b>	<b>CMOS power stage</b>	<b>60</b>
<b>9</b>	<b>Fault detection and recovery</b>	<b>63</b>
9.1	External amplifier	63
9.2	CMOS bridge	63

<b>10</b>	<b>ADC</b> .....	<b>64</b>
	10.1 Description .....	64
	10.2 Application schematic .....	65
	10.2.1 Configuration example .....	65
<b>11</b>	<b>Serial audio interface</b> .....	<b>66</b>
	11.1 Master mode .....	66
	11.2 Slave mode .....	67
	11.3 Serial formats .....	68
	11.3.1 Right justified .....	68
	11.3.2 Left justified .....	68
	11.3.3 DSP .....	69
	11.3.4 I <sup>2</sup> S .....	69
	11.3.5 PCM/IF (non-delayed mode) .....	69
	11.3.6 PCM/IF (delayed mode) .....	70
	11.4 Invalid detection .....	71
<b>12</b>	<b>Headphone detection</b> .....	<b>72</b>
	12.1 Applications circuits .....	73
	12.2 Configuration example .....	74
<b>13</b>	<b>I<sup>2</sup>C interface</b> .....	<b>75</b>
	13.1 Communication protocol .....	75
	13.1.1 Data transition and change .....	75
	13.1.2 Start condition .....	75
	13.1.3 Stop condition .....	75
	13.1.4 Data input .....	75
	13.1.5 Device addressing .....	75
	13.1.6 Write operation .....	75
	13.1.7 Read operation .....	76
<b>14</b>	<b>Register description</b> .....	<b>77</b>
<b>15</b>	<b>I<sup>2</sup>C disabled (microless) mode</b> .....	<b>150</b>
<b>16</b>	<b>Package mechanical data</b> .....	<b>152</b>

---

17	<b>Glossary</b> .....	154
18	<b>Trademarks and other acknowledgements</b> .....	155
19	<b>Revision history</b> .....	156

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin list . . . . .	10
Table 3.	Power supply pin list . . . . .	12
Table 4.	Absolute maximum ratings . . . . .	13
Table 5.	Recommended operating conditions . . . . .	13
Table 6.	Electrical specifications . . . . .	14
Table 7.	Oscillator specifications . . . . .	18
Table 8.	Power-up signal description . . . . .	20
Table 9.	Startup timings . . . . .	21
Table 10.	Configuration example . . . . .	21
Table 11.	Registers for power-down . . . . .	21
Table 12.	Example configurations for power-down . . . . .	22
Table 13.	Frequently used signals . . . . .	24
Table 14.	Clock control registers . . . . .	29
Table 15.	Clock characteristics . . . . .	30
Table 16.	Register setup to provide sys_clk from MCLK to PLL . . . . .	30
Table 17.	Input division factor (IDF) . . . . .	32
Table 18.	Loop division factor (LDF) . . . . .	33
Table 19.	Channel mapping . . . . .	36
Table 20.	EQ control signals . . . . .	38
Table 21.	Selecting EQ curves . . . . .	42
Table 22.	RAM mapping for processing stage . . . . .	47
Table 23.	Modulation type with register programming . . . . .	54
Table 24.	CMOS bridge signal descriptions . . . . .	60
Table 25.	Power output (at 1% THD) in headphone mode . . . . .	61
Table 26.	Logic circuit at bridge input . . . . .	62
Table 27.	Example register settings for ADC . . . . .	65
Table 28.	Timing parameters for master mode . . . . .	67
Table 29.	Timing parameters for slave mode . . . . .	67
Table 30.	Headphone 1 detector . . . . .	72
Table 31.	Headphone 2 detector . . . . .	72
Table 32.	Headphone detection configuration sequence for binary SE . . . . .	74
Table 33.	Headphone detection configuration sequence for binary headphone . . . . .	74
Table 34.	Register summary . . . . .	77
Table 35.	Bass/treble filter gains used in register addresses 0x78 - 0x7F . . . . .	115
Table 36.	LQFP-64L EPD dimensions . . . . .	153
Table 37.	Document revision history . . . . .	156

## List of figures

Figure 1.	STA321 block diagram	9
Figure 2.	Pin out	10
Figure 3.	Test circuit	17
Figure 4.	Oscillator configuration	17
Figure 5.	Equivalent circuit of crystal and external components	18
Figure 6.	Embedded DC regulator scheme	19
Figure 7.	Startup sequence	20
Figure 8.	Hardware power-done sequence	23
Figure 9.	Hardware powerdown sequence (mild mode)	26
Figure 10.	Hardware power-down sequence (full mode)	28
Figure 11.	Clock management scheme	29
Figure 12.	PLL block diagram	31
Figure 13.	Processing flow	34
Figure 14.	Processing data multiplexer	34
Figure 15.	SAI_out data multiplexer	35
Figure 16.	Sample rate converter block diagram	35
Figure 17.	Mixers block diagram	36
Figure 18.	EQ/tone block diagram	37
Figure 19.	Biquad coefficient selection	38
Figure 20.	Biquad filter	39
Figure 21.	High-pass filter frequency response	39
Figure 22.	Deemphasis filter frequency response	40
Figure 23.	Frequency responses of treble control at 1-dB gain steps	41
Figure 24.	Frequency responses of bass control at 1-dB gain steps	41
Figure 25.	FFX re-mapping	43
Figure 26.	Writing RAM location	44
Figure 27.	Writing five contiguous RAM locations	45
Figure 28.	Reading five contiguous RAM locations	46
Figure 29.	FFX processing schematic	52
Figure 30.	PWM modes for outputs A and B	53
Figure 31.	Modulation waveforms corresponding to <a href="#">Table 23</a>	54
Figure 32.	New phase shift modulation with shift feature	55
Figure 33.	Ternary modulation	56
Figure 34.	Modulation for headphones	57
Figure 35.	Digital pop-free ramp implementation	58
Figure 36.	CMOS half bridge block diagram	60
Figure 37.	Analog pop-free schematic	61
Figure 38.	Analog pop-free start-up and switch-off sequence	62
Figure 39.	ADC front-end block diagram	64
Figure 40.	Typical connections for power supplies and inputs	65
Figure 41.	SAI typical sampling rates	66
Figure 42.	Timing diagram for master mode	66
Figure 43.	Timing diagram for slave mode	67
Figure 44.	Right justified serial format	68
Figure 45.	Left justified serial format	68
Figure 46.	DSP serial format	69
Figure 47.	I <sup>2</sup> S serial format	69
Figure 48.	PCM (non-delayed) serial format	69



---

Figure 49.	PCM (delayed) serial format	70
Figure 50.	Invalid input detection schematic	71
Figure 51.	Headphone detection circuit for single-ended configuration	73
Figure 52.	Headphone detection circuit for binary HP configuration	73
Figure 53.	I <sup>2</sup> C write operations	76
Figure 54.	I <sup>2</sup> C read operations	76
Figure 55.	Microless mode block diagram	150
Figure 56.	LQFP-64L EPD outline drawing	152

# 1 Overview

The STA321 is a single chip solution for digital audio processing applications of up to 4.0 channels.

The STA321 is part of the Sound Terminal™ family that together with the digital power stage provides full digital audio streaming to the speaker, offering cost effectiveness, low energy dissipation and sound enrichment.


The STA321 input section consists of two multiplexed stereo analog inputs, a 16-bit ADC and two independent digital input interfaces. The serial audio data input interface accepts all possible formats, including the popular I<sup>2</sup>S format. There is also a digital output interface fed by the ADC or by the digitally processed signals.

The device has a full assortment of digital processing features. This includes sample rate converter, pre and post mixing, up to 13 programmable 28-bit biquads (EQ) per channel, bass/treble tone control and DRC. The embedded headphone detector indicates when headphone jack is inserted.

The STA321 provides four independent channels of FFX™ output capabilities. In conjunction with a power device, it provides high-quality, high-efficiency, all digital amplification.

The embedded CMOS bridge supplies up to 0.5 W into an 8-Ω load and 70 mW into a 16-Ω load for the headphones output.

**Figure 1. STA321 block diagram**



## 2 Pin description

Figure 2. Pin out




Table 2. Pin list

Pin	Pull	Name	Type	Description
1	-	SCL	In (digital), schmitt tr	I <sup>2</sup> C serial clock, schmitt trigger input
3	-	OUT1	Out (analog)	HP/line-out PWM 1
6	-	OUT2	Out (analog)	HP/line-out PWM 2
9	-	OUT3	Out (analog)	HP/line-out PWM 3
11	-	NC	-	Not connected
12	-	PWM00	Out (digital)	Auxiliary PWM
13	-	NC	-	Not connected
14	-	HPDET	In (analog)	Headphone detection

Table 2. Pin list (continued)

Pin	Pull	Name	Type	Description
17	-	CLKOUT	Out (digital)	Buffered clock output
18	-	SDA	In/Out (digital)	I <sup>2</sup> C serial data
19	H	MUTE	In (digital)	Mute (active high)
21	-	REG_BYPASS	In (analog)	DC regulator bypass: 0: normal operation, regulator enabled 1: regulator bypassed
24	-	BIAS	In/Out (analog)	ADC microphone bias voltage
26	-	VLO	In (analog)	ADC low reference voltage
27	-	VHI	In (analog)	ADC high reference voltage
29	-	INR1	In/Out (analog)	ADC right channel line input1
30	-	INR2	In/Out (analog)	ADC right channel line input2
31	-	VCM	In/Out (analog)	ADC common mode voltage
32	-	INL2	In (analog)	ADC left channel line input2 or microphone input2
33	-	INL1	In (analog)	ADC left channel line input1 or microphone input1
34	H	RSTN	In (digital)	Reset: 0: reset state 1: normal operation
35	-	STBY	In (digital)	Standby mode: 0: normal operation 1: power-down
36	-	EAPWM4	Out (digital)	External amplifier PWM 4B
37	-	EAPWM3	Out (digital)	External amplifier PWM 4A
38	-	EAPWM2	Out (digital)	External amplifier PWM 3B
39	-	EAPWM1	Out (digital)	External amplifier PWM 3A
40	H	EAFN	Out (digital)	External power fault signal: 0: fault 1: normal operational mode
41	-	EATSN	Out (digital)	External amplifier control: 0: active 1: 3-state
42	-	EAPDN	Out (digital)	External amplifier powerdown (active low)
43	-	ACLK	In (digital), schmitt tr	Reserved pin, connect to ground
44	L	I2CDIS	In (digital)	I <sup>2</sup> C disable: 0: I <sup>2</sup> C enabled 1: I <sup>2</sup> C disabled
48	L	TM	In (digital)	Test mode: 0: normal operation
51	-	NC	-	Not connected

**Table 2. Pin list (continued)**

Pin	Pull	Name	Type	Description
52	-	XTO	Out (digital), 1.8 V	Crystal output
53	-	XTI	In (digital), 1.8 V	Crystal input or master clock input
54	-	MCLK	In (digital), schmitt tr	Master clock input 3.3-V compatible, schmitt input
55	-	SDATAI2	In (digital)	Input serial audio interface data
56	-	SDATAI1	In (digital)	Input serial audio interface data
57	-	SDATAO2	Out (digital)	Output serial audio interface data
58	-	SDATAO1	Out (digital)	Output serial audio interface data
59	-	LRCLKI2	In/Out (digital)	Input serial audio interface L/R-clock
60	-	LRCLKI1	In/Out (digital)	Input serial audio interface L/R-clock
61	-	LRCLKO	In/Out (digital)	Output serial audio interface L/R-clock (volume DOWN when I2CDIS=1)
62	-	BICKI2	In/Out (digital)	Input serial audio interface bit clock
63	-	BICKI1	In/Out (digital)	Input serial audio interface bit clock
64	-	BICKO	In/Out (digital)	Output serial audio interface bit clock (volume UP when I2CDIS=1)

**Table 3. Power supply pin list**

Number	Name	Type	Description
2	VCC1	Supply	CMOS bridge channel 1 supply
4	GND1	Ground	CMOS bridge channel 1 ground
5	GND2	Ground	CMOS bridge channel 2 ground
7	VCC2	Supply	CMOS bridge channel 2 supply
8	VCC3	Supply	CMOS bridge channel 3 supply
10	GND3	Ground	CMOS bridge channel 3 ground
15	GND33	Ground	CMOS bridge level shifter ground
16	VCC33	Supply	CMOS bridge level shifter supply
20	DGND1	Ground	Digital ground
22	VDD_REG1	Supply	DC regulator unit supply
23	VDDIO1	Supply	3.3-V IO supply
25	AGND	Ground	ADC analog ground
28	AVDD	Supply	ADC analog supply
45	DGND2	Ground	Digital ground
46	VDD_REG2	Supply	DC regulator unit supply
47	VDDIO2	Supply	3.3-V IO supply
49	PVDD	Supply	PLL analog supply
50	PGND	Ground	PLL analog ground

## 3 Electrical specifications

### 3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Pin name/Symbol	Parameter	Negative	Positive	Unit
VDD_REG1, VDD_REG2	Digital supply voltage	-0.3	4.0	V
VDDIO1, VDDIO2	Digital IO supply voltage	-0.3	4.0	V
PVDD	PLL analog supply voltage	-0.3	4.0	V
AVDD	ADC analog supply voltage	-0.3	4.0	V
VCC1, VCC2, VCC3	CMOS bridge supply voltage	-0.3	4.0	V
VCC33	CMOS bridge level shifter power supply	-0.3	4.0	V
T <sub>STG</sub>	Storage temperature	-40	150	°C
T <sub>OP</sub>	Operating junction temperature	-20	125	°C

Note: All grounds must always be within 0.3 V of each other.

### 3.2 Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>VDD_REG1</sub> , V <sub>VDD_REG2</sub>	Digital supply voltage	2.5	3.3	3.6	V
V <sub>PVDD</sub>	PLL analog supply voltage	2.5	3.3	3.6	V
V <sub>AVDD</sub>	ADC analog supply voltage	1.8	3.3	3.6	V
V <sub>VCC1</sub> , V <sub>VCC2</sub> , V <sub>VCC3</sub>	CMOS bridge supply voltage	1.55	-	3.3	V
V <sub>VCC33</sub>	CMOS bridge level shifter power supply. Ensure that V <sub>VCC33</sub> ≤ V <sub>VCCx</sub> always	1.55	-	3.3	V
V <sub>VDDIO1</sub> , V <sub>VDDIO2</sub>	3.3-V IO supply	2.7	3.3	3.6	V
V <sub>IH</sub>	High input voltage, 1.8-V pads	1.3	-	-	V
	High input voltage, 3.3-V pads	2.0	-	-	
V <sub>IL</sub>	Low input voltage, 1.8-V pads	-	-	0.6	V
	Low input voltage, 3.3-V pads	-	-	0.8	
T <sub>amb</sub>	Ambient temperature	0	-	70	°C

### 3.3 Electrical characteristics

Unless otherwise specified, the results in [Table 6](#) below are given for the operating conditions  $V_{CC} = 3.3\text{ V}$ ,  $R_L = 32\ \Omega$ ,  $f_{MCLK} = 12.288\text{ MHz}$ ,  $T_{amb} = 25\text{ °C}$  and with the PLL set to default conditions.

**Table 6. Electrical specifications**

Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
<b>General</b>						
$V_{OH}$	High output voltage, 1.8-V pads	-	1.4	-	-	V
	High output voltage, 3.3-V pads	-	$V_{VDDIO} - 0.15$	-	-	
$V_{OL}$	Low output voltage, 1.8-V pads	$I_{OL} = 2\text{ mA}$	-	-	0.15	V
	Low output voltage, 3.3-V pads	$I_{OL} = 2\text{ mA}$	-	-	0.15	
$V_{hys}$	Schmitt trigger hysteresis, 3.3-V IO	-	-	0.4	-	V
$R_{UP}$	Pull-up resistance	-	-	50	-	$k\Omega$
$R_{DN}$	Pull-down resistance	-	-	50	-	$k\Omega$
$I_{STBYIO}$	Standby current, pins VDDIO1,2	Pin STBY = 3.3 V CLKOUT disabled	-	450	-	$\mu\text{A}$
$I_{DDIO}$	Operating current, pins VDDIO1,2	-	-	3	-	mA
$I_{STBYL0}$	Standby current, pins VDD_REG1,2	Deep power-down, $V_{VDD\_REG1,2} = 3.3\text{ V}$	-	450	-	$\mu\text{A}$
$I_{STBYL1}$	Standby current, pins VDD_REG1,2	Mild power-down, $V_{VDD\_REG1,2} = 3.3\text{ V}$	-	2	-	mA
$I_{DDL1}$	Operating current, pins VDD_REG1,2	$f_{MCLK} = 12.288\text{ MHz}$ , Play from SAI to CMOS bridge and EAPWM, $f_{ADC} = 48\text{ kHz}$ on SAI_out, $V_{AVDD} = 3.3\text{ V}$ , $V_{VDD\_REG1,2} = 3.3\text{ V}$	-	45	-	mA
$I_{STBYPD}$	Pre-drive supply current in standby, pin VCC33	-	-	4.7	-	$\mu\text{A}$

Table 6. Electrical specifications (continued)


Symbol	Parameter	Test conditions		Min	Typ	Max	Unit
<b>Amplifier (CMOS bridge)</b>							
$\eta$	Output power efficiency	-		-	90	-	%
$P_{HP\text{OUT}}$	Output power in HP mode with THD = 1%	3.3-V supply	$R_L = 32 \Omega$	-	41	-	mW
	Output power in HP mode with THD = 10%	3.3-V supply	$R_L = 32 \Omega$	-	53	-	
SNR	Signal to noise ratio	20 Hz to 20 kHz		-	75	-	dB
THD + N	Total harmonic distortion plus noise	$R_L = 32 \Omega$ , HP mode	0 dBFs In	-	0.3	-	%
			-6 dBFs In	-	0.05	-	
DR	Dynamic range	A-weighted		-	80	-	dB
$I_{STBYP}$	Current in standby, pins VCCx	-		-	2	-	$\mu\text{A}$
$I_{DDP}$	Operating current, pins VCCx	No LC filter, no load, PWM at 50% duty-cycle		-	1	-	mA
$I_{DDPD}$	Pre-drive supply current in operation, pin VCC33	No load, PWM at 50% duty-cycle		-	250	350	$\mu\text{A}$
$t_R$	Driver rise time, pins OUT1-3	Resistive load, see <a href="#">Figure 3</a>		-	5	-	ns
$t_F$	Driver fall time, pins OUT1-3	Resistive load, see <a href="#">Figure 3</a>		-	5	-	ns
$R_{DSON}$	Headphone output stage N/P MOS on-resistance	-		-	500	700	$\text{m}\Omega$
$I_{OCH}$	Over-current limit for OUT1-3 to VCCx short circuit	-		-	1.88	-	A
$I_{OCL}$	Over-current limit for OUT1-3 to ground short circuit	-		-	1.72	-	A
<b>PLL</b>							
$I_{STDBYPLL}$	PLL supply current in standby	-		-	20	-	$\mu\text{A}$
$I_{DDPLL}$	PLL supply current in operation	-		-	0.4	1.0	mA
$f_{CLKIN\_Range}$	Input clock frequency range	-		2.048	-	49.152	MHz
Duty <sub>CLKIN</sub>	Input clock duty cycle	-		40	-	60	%
$t_{CLKIN\_RF}$	Input clock rise/fall time	-		-	-	0.2	ns
$f_{F\_INT}$	PFD input clock frequency	PLL_FR_CTRL = 1		2.048	-	12.288	MHz
$f_{VCO\_Range}$	Clock out range	-		65.536	-	98.304	MHz
Duty <sub>VCO</sub>	Clock out duty cycle	-		35	-	65	%
$T_{LOCK}$	Lock time	-		-	-	200	$\mu\text{s}$



Table 6. Electrical specifications (continued)


Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
<b>ADC</b>						
I <sub>DDA</sub>	Supply current in operating mode	V <sub>AVDD</sub> = 3.3V	-	10	15	mA
I <sub>STDBYA</sub>	AVDD supply current in standby	V <sub>AVDD</sub> = 3.3V	-	2	-	µA
DR	Dynamic range	1 kHz, A-weighted V <sub>AVDD</sub> = 3.3 V	-	90	-	dB
SNR <sub>ADC</sub>	Signal to noise ratio	1 kHz, A-weighted V <sub>AVDD</sub> = 3.3 V	-	92	-	dB
THD <sub>ADC</sub>	Total harmonic distortion	1 kHz, -1dB V <sub>AVDD</sub> = 3.3 V	-	85	-	dB
CT	Channel cross talk	V <sub>AVDD</sub> = 3.3 V	-	80	-	dB
-	Group delay	F <sub>s</sub> mode (f <sub>S</sub> = 32 kHz)	-	0.4	-	ms
		F <sub>s_by_2</sub> mode (f <sub>S</sub> = 16 kHz)	-	0.7	-	
		F <sub>s_by_4</sub> mode (f <sub>S</sub> = 8 kHz)	-	1.4	-	
-	Pass band	-	-	0.4535	-	Fs
-	Pass band ripple	F <sub>s</sub> mode (f <sub>S</sub> = 44.1 kHz)	-	0.08	-	dB
		F <sub>s_by_2</sub> mode (f <sub>S</sub> = 22.05 kHz)	-	0.08	-	
		F <sub>s_by_4</sub> mode (f <sub>S</sub> = 11.025 kHz)	-	0.08	-	
-	Stop band attenuation	F <sub>s</sub> mode (f <sub>S</sub> = 44.1 kHz)	-	45	-	dB
		F <sub>s_by_2</sub> mode (f <sub>S</sub> = 22.05 kHz)	-	45	-	
		F <sub>s_by_4</sub> mode (f <sub>S</sub> = 11.025 kHz)	-	45	-	
-	Frequency response	-3 dB	-	7	-	Hz
		-0.08 dB	-	50	-	Hz
-	Linear phase deviation	at 20 Hz	-	19.35	-	deg
-	Pass-band ripple	-	-	0.08	-	dB
<b>Headphone detector threshold limits</b>						
E_HP1	HP low threshold	-	-	2.34	-	V
	HP high threshold	-	-	2.52	-	
E_HP2	HP low threshold	-	-	0.7	-	V
	HP high threshold	-	-	0.9	-	

Figure 3. Test circuit



### 3.4 Embedded crystal oscillator

Figure 4. Oscillator configuration



The STA321 has an integrated oscillator between pins XTI and XTO.


The architecture is a single-stage oscillator with an inverter working as an amplifier. The oscillator stage is biased by an internal resistor (of about 500 kΩ), and requires an external PI network consisting of a crystal and two capacitors as shown in *Figure 4* below. An enable feature is provided in bit 7 of register MISC (address 0xC8) to stop the oscillator and thereby to reduce power consumption.

Not all crystals operate satisfactorily with the type of oscillator used in the STA321. To find out if a crystal is suitable for this device the following transconductance formula must be evaluated and compared to the critical transconductance for the embedded oscillator:

$$G_m = R_m * \omega^2 * (C + 2 * C_o)^2 < G_{mCRITICAL} / 3$$

where  $\omega$  is the crystal operating frequency,  $C = C_A = C_B$ ,  $C_o$  and  $R_m$  are shown in *Figure 5* and  $G_{mCRITICAL}$  is given in *Table 7*.

**Figure 5. Equivalent circuit of crystal and external components**



**Table 7. Oscillator specifications**


Symbol	Parameter	Min	Typ	Max	Unit
$I_{OSC}$	Oscillator power consumption with crystal connected <sup>(1)</sup>	-	-	215	μA
Duty <sub>OSC</sub>	Duty cycle	46.9	47.8%	48.9	%
$T_{UP}$	Startup time	-	$15 * \tau_X$	-	s <sup>(2)</sup>
$G_{mCRITICAL}$	Oscillator transconductance	1060	-	-	μA/V

1. If no crystal is connected then the power consumption could be much higher.
2.  $\tau_X$  is the time constant of the crystal and external components; a typical value is 44 μs.

### 3.5 Embedded DC regulator

The power supply to the digital STA321 core and PLL is provided via embedded linear DC regulators as shown below in [Figure 6](#). When pin REG\_BYPASS is tied to ground, the DC regulators are active so that a voltage in the range 2.5 V to 3.6 V applied to pins VDD\_REGx or PVDD provides a regulated internal voltage to the core and the PLL. The voltages Vddi and Vddipll range from 1.55 V to 1.95 V depending on operating conditions.

**Figure 6. Embedded DC regulator scheme**



If the application allows multiple supplies or the power supply requirements are a fundamental constraint, pin REG\_BYPASS can be tied high and a 1.8 V external supply can be applied directly to pins VDD\_REGx and PVDD. In this case the operating range for such an external supply is 1.55 V to 1.95 V.


Embedded DC regulators imply also static power consumption that must be taken into account when the power-down modes are active. The STA321 provides a deep powerdown mode where also the regulators are active but in a low power consumption mode (see [Section 4.3.2 on page 27](#)).

## 4 Power-up and power-down sequences

### 4.1 Device power-up

After providing the power supply to the device, it is necessary to wait until the DC regulator PWUP time has elapsed before the device can be set up and used for normal operations. (see [Figure 7](#)).

**Figure 7. Startup sequence**



**Table 8. Power-up signal description**

Signal/pin	Type	Description
VDDIO	Supply	Power supply of the digital pads (= VDDIO1,2)
VDD_REG	Supply	Power supply of the system core (= VDD_REG1,2)
PVDD	Supply	Power supply of the PLL
STBY	In (digital)	External standby signal provided by the user
RSTN	In (digital)	External reset signal provided by the user
PWDN	Internal	Power-down of the DC regulator cell, controlled by the core
A. OK	Internal	DC regulator status, when active the 1.8 V is provided to the core
I <sup>2</sup> C read	In (I <sup>2</sup> C)	Configuration commands coming to the I <sup>2</sup> C interface
I <sup>2</sup> C clock	Internal	I <sup>2</sup> C peripheral clock
XTI/MCLK	In (digital)	Clock input source

**Table 9. Startup timings**

Parameter	Description	Min	Typ	Max	Unit
DC reg. power-up time	Start up time of the DC Regulator after connecting the power	-	-	300	µs
Device in reset mode	Must be greater than (VDD time + DC reg. power-up time)	-	-	-	µs

**Table 10. Configuration example**

Register address	Value	Description
0xC9	0x00	Remove PLL bypass
0xCA	0x00	Headphone detection polarity = 0
0xB8	0x4A	Configure SAI output: SAI_out1 = SAI_in1, SAI_out2 = SAI_in2
0xB7	0x38	SRC source select: SRC1 = ADC, SRC2 = ADC
0xC6	0x02	ADC clock on
0xB2	0xF3	I <sup>2</sup> S configuration
0xC8	0x21	Core clock on, SAI/ADC audio set to 32 kHz - 48 kHz range
0xB2	0xD3	SAI_out: output enabled
0xA0	0x00	Soft volume removed
0x00	0x00	Remove bridge 3-state

## 4.2 Software power-down mode

The software power-down is obtained by configuring the appropriate I<sup>2</sup>C registers.

In order to obtain flexibility every peripheral has its independent, standby signal and several gating clock cells are available.

Obviously, the I<sup>2</sup>C peripheral can not be turned off in this mode, otherwise the device can recover from the power-down state only via the reset pin.

In the table below EA is embedded amplifier and CB is CMOS bridge. For complete information this table must be used in conjunction with [Chapter 14: Register description on page 77](#).

**Table 11. Registers for power-down**

Description	Register bit	Address
Put EA in standby	<a href="#">FFXCFG1</a> [7]	<a href="#">0x00 on page 81</a>
Put CB in standby	<a href="#">FFXCFG1</a> [6]	<a href="#">0x00</a>
Put PLL in standby	<a href="#">PLLPE</a> [5]	<a href="#">0xC4 on page 132</a>
Put ADC in standby	<a href="#">ADCCFG0</a> [3]	<a href="#">0xC6 on page 133</a>
Turn core clock off	<a href="#">MISC</a> [0]	<a href="#">0xC8 on page 135</a>
Turn ADC clock off	<a href="#">ADCCFG0</a> [1]	<a href="#">0xC6</a>

**Table 11. Registers for power-down (continued)**

Description	Register bit	Address
Turn SRC clock off	<i>CKOCFG</i> [3]	<i>0xC7 on page 134</i>
Turn PROC clock off	<i>CKOCFG</i> [2]	<i>0xC7</i>
Turn FFX clock off	<i>CKOCFG</i> [4]	<i>0xC7</i>

### 4.2.1 Configuration example

This is an example of the register setup for power-down clock. It is assumed that every peripheral is already configured and working correctly.

There are other configuration examples to help you get started please refer to other chapters and also to [Chapter 14: Register description on page 77](#) in order to get all the necessary and complementary details.

Turn off all the peripherals.

*Note:* *The MCLK (or XTI) must be used as system clock (sys\_clk) before setting the PLL to standby.*

**Table 12. Example configurations for power-down**

Register bit	Address	Value	Description
EA_STBY CB_STBY	<i>0x00 on page 81</i>	0xC0	Set the embedded power amplifier and CMOS bridge to power-down
CLK_FFX_ON	<i>0xC7 on page 134</i>	0x0C	Turn off the FFX modulator clock
ADC_STBY	<i>0xC6 on page 133</i>	0x09	Set the ADC into standby mode
CLK_ADC_ON	<i>0xC6</i>	0x80	Turn the ADC clock off
CLK_PROC_ON	<i>0xC7</i>	0x08	Turn the processing clock off
CLK_SRC_ON	<i>0xC7</i>	0x00	Turn the sample rate converter clock to off
PLL_BYP_UNL	<i>0xC4 on page 132</i>	0x80	Bypass the PLL clock and use MCLK (or XTI) as source clock when the PLL is not locked (a safety operational mode)
PLL_PWDN	<i>0xC4</i>	0xA0	Put the PLL in standby
CLK_CORE_ON	<i>0xC8 on page 135</i>	0x00	Turning off the core clock

### 4.3 Hardware power-down mode

The hardware power-down is obtained by asserting pin STBY to high.

There are two power-down options available, namely mild mode and full (or deep) mode, that could be selected using the DC\_STBY\_EN signal in register STBY\_MODES

Figure 8 summarizes the main power-down sequence. "Power on" is the normal operating status where all the startup procedures have already been executed. The rectangular boxes indicate the steps to be done by the user whilst the rounded boxes indicate the steps done by the device.

**Figure 8. Hardware power-down sequence**






Table 13. Frequently used signals

Name	Description
STBY	Input pin <a href="#">STBY on page 11</a>
PWDN DC regulator	Internal
A. OK DC regulator	Internal
CMP_EN_N	Bit 1, register <a href="#">STBY_MODES on page 139</a>
EA_STBY CB_STBY	Bits 7:6, register <a href="#">FFXCFG1 on page 81</a>
EA/CB volume	Internal
PLL_UNLOCK	Bit 7, register <a href="#">PLLST on page 132</a>
PLL_PWDN	Bit 5, register <a href="#">PLLPE on page 132</a>
CLK_PROC_ON	Bit 2, register <a href="#">CKOCFG on page 134</a>
CLK_PROC	Processing clock
CLK_FFX_ON	Bit 4, register <a href="#">CKOCFG on page 134</a>
clk_ffx	FFX clock
CLK_ADC_ON	Bit 1, register <a href="#">ADCCFG0 on page 133</a>
clk_adc	ADC clock
CLK_SRC_ON	Bit 3, register <a href="#">CKOCFG on page 134</a>
clk_src	SRC clock
CMP_EN_N	Bit 1, register <a href="#">STBY_MODES on page 139</a>
DC_STBY_EN	Bit 0, register <a href="#">STBY_MODES on page 139</a>
FFX_ULCK_PLL	Bits 4:3, register <a href="#">FFXCFG1 on page 81</a>

### 4.3.1 Mild power-down

In this case, the device is put into a mild power-down mode.

All the peripherals are set to standby and their clocks turned off.

The I<sup>2</sup>C configuration is not required as the default values of the registers are sufficient.

- Initial conditions:
  - FFX\_ULCK\_PLL = 10
  - CMP\_EN\_N = 0
  - DC\_STBY\_EN = 0
- Going into power-down:

After the assertion of the pin STBY, the following actions are taken by the device:

  1. Embedded amplifier (EA) and CMOS bridge (CB) volume are set to mute (the length of this step changes according to the fade-out ramp configuration).
  2. EA and CB are put into power-down.

After the previous operation is completed:
  3. All peripherals are turned off (regardless the register settings).
  4. The PLL clock is bypassed, the system clock (sys\_clk in [Figure 11 on page 29](#)) is XTI.
  5. All clocks are shut down.
- Returning to normal mode:

After the release of the pin STBY, the power-up procedure takes place:

  1. All clocks are turned on.
  2. All peripherals are restored to their previous status (based on the last register settings).
  3. If the PLL clock was the system clock it will be selected again after the locking time.
  4. The EA and the CB execute the fade-in procedure before becoming ready to be used (the length of this step changes according to the fade-in ramp configuration).