



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

2.1 channel 40 W high-efficiency digital audio system Sound Terminal®

Datasheet - production data



Features

- Wide-range supply voltage, 4.5 V to 21.5 V
- Three power output configurations:
 - 2 channels of ternary PWM (2 x 20 W into 8 Ω at 18 V) + PWM output
 - 2 channels of ternary PWM (2 x 20 W into 8 Ω at 18 V) + ternary stereo line-out
 - 2.1 channels of binary PWM (left, right, LFE) (2 x 9 W into 4 Ω +1 x 20 W into 8 Ω at 18 V)
- FFX with 100-dB SNR and dynamic range
- Scalable FFX modulation index
- Selectable 32- to 192-kHz input sample rates
- I²C control with selectable device address
- Digital gain/attenuation +48 dB to -80 dB with 0.5-dB/step resolution
- Soft volume update with programmable ratio
- Individual channel and master gain/attenuation
- Dynamic range compression (DRC) or antoclipping mode
- Audio presets:
 - 15 preset crossover filters
 - 5 preset antoclipping modes
 - Preset night-time listening mode
- Individual channel soft/hard mute
- Independent channel volume and DSP bypass
- I²S input data interface
- Input and output channel mapping
- Automatic invalid input-detect mute
- Up to 5 user-programmable biquads/channel
- Three coefficients banks for EQ presets storing with fast recall via I²C interface
- Bass/treble tones and de-emphasis control
- Selectable high-pass filter for DC blocking
- Advanced AM interference frequency switching and noise suppression modes
- Sub channel mix into left and right channels
- Selectable high- or low-bandwidth noise-shaping topologies
- Selectable clock input ratio
- 96 kHz internal processing sample rate
- Thermal overload and short-circuit protection technology
- Video apps: 576 x f_S input mode supported
- Pin and SW compatible with STA335BW, STA339BW, STA339BWS, STA559BW and STA559BWS

Table 1. Device summary

Order code	Package	Packaging
STA333BW13TR	PowerSSO-36 EPD	Tape and reel

Contents

1	Description	8
2	Pin connections	9
2.1	Connection diagram	9
2.2	Pin description	9
3	Electrical specifications	11
3.1	Absolute maximum ratings	11
3.2	Thermal data	11
3.3	Recommended operating conditions	12
3.4	Electrical specifications for the digital section	12
3.5	Electrical specifications for the power section	13
3.6	Power-on/off sequence	15
4	Serial audio interface	16
4.0.1	Timings	16
4.0.2	Delay serial clock enable	16
4.0.3	Channel input mapping	16
5	Processing data paths	17
6	I²C bus specification	19
6.1	Communication protocol	19
6.1.1	Data transition or change	19
6.1.2	Start condition	19
6.1.3	Stop condition	19
6.1.4	Data input	19
6.2	Device addressing	19
6.3	Write operation	20
6.3.1	Byte write	20
6.3.2	Multi-byte write	20
6.4	Read operation	20
6.4.1	Current address byte read	20

6.4.2	Current address multi-byte read	20
6.4.3	Random address byte read	20
6.4.4	Random address multi-byte read	21
7	Register description	22
7.1	Configuration registers (addr 0x00 to 0x05)	23
7.1.1	Configuration register A (addr 0x00)	23
7.1.2	Configuration register B (addr 0x01)	25
7.1.3	Configuration register C (addr 0x02)	28
7.1.4	Configuration register D (addr 0x03)	29
7.1.5	Configuration register E (addr 0x04)	31
7.1.6	Configuration register F (addr 0x05)	33
7.2	Volume control registers (addr 0x06 - 0x0A)	41
7.2.1	Mute / line output configuration register (addr 0x06)	42
7.2.2	Master volume register (addr 0x07)	42
7.2.3	Channel 1 volume (addr 0x08)	42
7.2.4	Channel 2 volume (addr 0x09)	42
7.2.5	Channel 3 / line output volume (addr 0x0A)	43
7.3	Audio preset registers (addr 0x0B and 0x0C)	44
7.3.1	Audio preset register 1 (addr 0x0B)	44
7.3.2	Audio preset register 2 (addr 0x0C)	44
7.4	Channel configuration registers (addr 0x0E - 0x10)	46
7.5	Tone control register (addr 0x11)	48
7.6	Dynamic control registers (addr 0x12 - 0x15)	48
7.6.1	Limiter 1 attack / release rate (addr 0x12)	48
7.6.2	Limiter 1 attack / release threshold (addr 0x13)	48
7.6.3	Limiter 2 attack / release rate (addr 0x14)	49
7.6.4	Limiter 2 attack / release threshold (addr 0x15)	49
7.6.5	Description	49
7.7	User-defined coefficient control registers (addr 0x16 - 0x26)	54
7.7.1	Coefficient address register (addr 0x16)	54
7.7.2	Coefficient b1 data register bits (addr 0x17 - 0x19)	54
7.7.3	Coefficient b2 data register bits (addr 0x1A - 0x1C)	54
7.7.4	Coefficient a1 data register bits (addr 0x1D - 0x1F)	54
7.7.5	Coefficient a2 data register bits (addr 0x20 - 0x22)	55
7.7.6	Coefficient b0 data register bits (addr 0x23 - 0x25)	55

7.7.7	Coefficient read / write control register (addr 0x26)	55
7.7.8	Description	56
7.8	Variable max power correction registers (addr 0x27 - 0x28)	60
7.9	Distortion compensation registers (addr 0x29 - 0x2A)	60
7.10	Fault detect recovery constant registers (addr 0x2B - 0x2C)	60
7.11	Device status register (addr 0x2D)	61
8	Applications	62
8.1	Applications schematic	62
8.2	PLL filter circuit	62
8.3	Typical output configuration	62
9	Package thermal characteristics	64
10	Package mechanical data	65
11	Revision history	67

List of figures

Figure 1.	Block diagram	8
Figure 2.	Pin connection PowerSSO-36 (top view)	9
Figure 3.	Test circuit	14
Figure 4.	Power-on sequence	15
Figure 5.	Power-off sequence for pop-free turn-off	15
Figure 6.	Timing diagram for SAI interface	16
Figure 7.	Left and right processing, section 1	17
Figure 8.	Left and right processing, section 2	18
Figure 9.	Write mode sequence.....	20
Figure 10.	Read mode sequence.....	21
Figure 11.	OCFG = 00 (default value)	34
Figure 12.	OCFG = 01	35
Figure 13.	OCFG = 10	35
Figure 14.	OCFG = 11	35
Figure 15.	Output mapping scheme	36
Figure 16.	2.0 channels (OCFG = 00) PWM slots	37
Figure 17.	2.1 channels (OCFG = 01) PWM slots	38
Figure 18.	2.1 channels (OCFG = 10) PWM slots	39
Figure 19.	Basic limiter and volume flow diagram	49
Figure 20.	Output configuration for stereo BTL mode ($R_L = 8 \Omega$)	62
Figure 21.	Applications circuit	63
Figure 22.	PowerSSO-36 power derating curve	64
Figure 23.	PowerSSO-36 EPD outline drawing	66

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	9
Table 3.	Absolute maximum ratings	11
Table 4.	Thermal data.	11
Table 5.	Recommended operating condition	12
Table 6.	Electrical specifications - digital section	12
Table 7.	Electrical specifications - power section	13
Table 8.	Timing parameters for slave mode	16
Table 9.	Register summary.	22
Table 10.	Master clock select	23
Table 11.	Input sampling rates	24
Table 12.	Internal interpolation ratio	24
Table 13.	IR bit settings as a function of input sample rate	24
Table 14.	Thermal warning recovery bypass	25
Table 15.	Thermal warning adjustment bypass	25
Table 16.	Fault detect recovery bypass	25
Table 17.	Serial audio input interface	26
Table 18.	Serial data first bit	26
Table 19.	Support serial audio input formats for MSB-first (SAIFB = 0)	26
Table 20.	Supported serial audio input formats for LSB-first (SAIFB = 1)	27
Table 21.	Delay serial clock enable	28
Table 22.	Channel input mapping.	28
Table 23.	FFX power output mode	28
Table 24.	FFX compensating pulse size bits	29
Table 25.	Compensating pulse size	29
Table 26.	Overshoot warning bypass	29
Table 27.	High-pass filter bypass	29
Table 28.	De-emphasis.	30
Table 29.	DSP bypass	30
Table 30.	Postscale link	30
Table 31.	Biquad coefficient link.	30
Table 32.	Dynamic range compression / antialiasing bit	31
Table 33.	Zero-detect mute enable.	31
Table 34.	Submix mode enable	31
Table 35.	Max power correction variable	31
Table 36.	Max power correction	32
Table 37.	Noise-shaper bandwidth selection	32
Table 38.	AM mode enable.	32
Table 39.	PWM speed mode	32
Table 40.	Distortion compensation variable enable	33
Table 41.	Zero-crossing volume enable	33
Table 42.	Soft volume update enable.	33
Table 43.	Output configuration	33
Table 44.	Output configuration engine selection	34
Table 45.	Invalid input detect mute enable.	40
Table 46.	Binary output mode clock loss detection	40
Table 47.	LRCK double trigger protection	40
Table 48.	Auto EAPD on clock loss	40

Table 49.	IC power down	40
Table 50.	External amplifier power down	41
Table 51.	Line output configuration	42
Table 52.	Master volume offset as a function of MVOL	42
Table 53.	Channel volume as a function of CxVOL	43
Table 54.	Audio preset gain compression / limiters selection for AMGC[3:2] = 00	44
Table 55.	AM interference frequency switching bits	44
Table 56.	Audio preset AM switching frequency selection	44
Table 57.	Bass management crossover	45
Table 58.	Bass management crossover frequency	45
Table 59.	Tone control bypass	46
Table 60.	EQ bypass	46
Table 61.	Volume bypass register	46
Table 62.	Binary output enable registers	47
Table 63.	Channel limiter mapping as a function of CxLS bits	47
Table 64.	Channel output mapping as a function of CxOM bits	47
Table 65.	Tone control boost / cut as a function of BTC and TTC bits	48
Table 66.	Limiter attack rate vs LxA bits	50
Table 67.	Limiter release rate vs LxR bits	51
Table 68.	Limiter attack threshold vs LxAT bits (AC mode)	51
Table 69.	Limiter release threshold vs LxRT bits (AC mode)	52
Table 70.	Limiter attack threshold vs LxAT bits (DRC mode)	52
Table 71.	Limiter release threshold vs LxRT bits (DRC mode)	53
Table 72.	RAM block for biquads, mixing, scaling, bass management	57
Table 73.	Status register bits	61
Table 74.	PowerSSO-36 EPD dimensions	65
Table 75.	Document revision history	67

1 Description

The STA333BW is an integrated solution of digital audio processing, digital amplifier controls and power output stages to create a high-power single-chip FFX digital amplifier with high-quality and high-efficiency. Three channels of FFX processing are provided. The FFX processor implements the ternary, binary and binary differential processing capabilities of the full FFX processor.

The STA333BW is part of the Sound Terminal® family that provides full digital audio streaming to the speakers and offers cost effectiveness, low power dissipation and sound enrichment.

The power section consists of four independent half-bridges. These can be configured via digital control to operate in different modes.


For example, 2.1 channels can be provided by two half-bridges and a single full-bridge, supplying up to $2 \times 9\text{ W} + 1 \times 20\text{ W}$ of output power or two channels can be provided by two full-bridges, supplying up to $2 \times 20\text{ W}$ of output power.

The IC can also be configured as 2.1 channels with $2 \times 20\text{ W}$ supplied by the device plus a drive for an external FFX power amplifier, such as STA533WF or STA515W.

The serial audio data input interface accepts all possible formats, including the popular I²S format. The high-quality conversion from PCM audio to FFX PWM switching provides over 100 dB of SNR and of dynamic range.

Also provided in the STA333BW are a full assortment of digital processing features. This includes up to 5 programmable biquads (EQ) per channel. Available presets enable a time-to-market advantage by substantially reducing the amount of software development needed for functions such as audio preset volume loudness, preset volume curves and preset EQ settings. There are also new advanced AM radio interference reduction modes. The DRC dynamically equalizes the system to provide a linear frequency speaker response regardless of output power level.


Figure 1. Block diagram



2 Pin connections

2.1 Connection diagram

Figure 2. Pin connection PowerSSO-36 (top view)



2.2 Pin description

Table 2. Pin description

Pin	Type	Name	Description
1	GND	GND_SUB	Substrate ground
2	I	SA	I ² C select address (pull-down)
3	I	TEST_MODE	This pin must be connected to ground (pull-down)
4	I/O	VSS	Internal reference at V _{CC} - 3.3 V
5	I/O	VCC_REG	Internal V _{CC} reference
6	O	OUT2B	Output half-bridge channel 2B
7	GND	GND2	Power negative supply
8	Power	VCC2	Power positive supply
9	O	OUT2A	Output half-bridge channel 2A
10	O	OUT1B	Output half-bridge channel 1B

Table 2. Pin description (continued)

Pin	Type	Name	Description
11	Power	VCC1	Power positive supply
12	GND	GND1	Power negative supply
13	O	OUT1A	Output half-bridge channel 1A
14	GND	GND_REG	Internal ground reference
15	Power	VDD	Internal 3.3 V reference voltage
16	I	CONFIG	Parallel mode command
17	O	OUT3B / FFX3B	PWM out channel 3B / external bridge driver
18	O	OUT3A / FFX3A	PWM out channel 3A / external bridge driver
19	O	EAPD / OUT4B	Power down for external bridge / PWM out channel 4B
20	I/O	TWARN / OUT4A	Thermal warning from external bridge (pull-up when input) / PWM out channel 4A
21	Power	VDD_DIG	Digital supply voltage
22	GND	GND_DIG	Digital ground
23	I	PWRDN	Power down (pull-up)
24	Power	VDD_PLL	Positive supply for PLL
25	I	FILTER_PLL	Connection to PLL filter
26	GND	GND_PLL	Negative supply for PLL
27	I	XTI	PLL input clock
28	I	BICKI	I ² S serial clock
29	I	LRCKI	I ² S left / right clock
30	I	SDI	I ² S/I ² S serial data channels 1 and 2
31	I	RESET	Reset (pull-up)
32	O	INT_LINE	Fault interrupt
33	I/O	SDA	I ² C serial data
34	I	SCL	I ² C serial clock
35	GND	GND_DIG	Digital ground
36	Power	VDD_DIG	Digital supply voltage
-	-	EP	Exposed pad for PCB heatsink, to be connected to GND

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Power supply voltage (pins VCCx)	-0.3	-	24	V
V_{DD}	Digital supply voltage (pins VDD_DIG)	-0.3	-	4.0	V
V_{DD}	PLL supply voltage (pin VDD_PLL)	-0.3	-	4.0	V
T_{op}	Operating junction temperature	-20	-	150	°C
T_{stg}	Storage temperature	-40	-	150	°C

Warning: Stresses beyond those listed in [Table 3](#) above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended operating conditions” are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. In the real application, power supplies with nominal values rated within the recommended operating conditions, may experience some rising beyond the maximum operating conditions for a short time when no or very low current is sunked (amplifier in mute state). In this case the reliability of the device is guaranteed, provided that the absolute maximum ratings are not exceeded.

3.2 Thermal data

Table 4. Thermal data

	Parameter	Min	Typ	Max	Unit
$R_{th\ j-case}$	Thermal resistance junction-case (thermal pad)	-	-	1.5	°C/W
T_{th-sdj}	Thermal shut-down junction temperature	-	150	-	°C
T_{th-w}	Thermal warning temperature	-	130	-	°C
T_{th-sdh}	Thermal shut-down hysteresis	-	20	-	°C
$R_{th\ j-amb}$	Thermal resistance junction-ambient ⁽¹⁾	-	24	-	°C/W

1. See [Chapter 9: Package thermal characteristics on page 64](#) for details.

3.3 Recommended operating conditions

Table 5. Recommended operating condition

Symbol	Parameter	Min	Typ	Max	Unit
V_{CC}	Power supply voltage (V_{CCxA} , V_{CCxB})	4.5	-	21.5	V
V_{DD_DIG}	Digital supply voltage	2.7	3.3	3.6	V
V_{DD_PLL}	PLL supply voltage	2.7	3.3	3.6	V
T_{amb}	Ambient temperature	-20	-	70	°C

3.4 Electrical specifications for the digital section

The specifications given in this section are valid for $T_{amb} = 25$ °C unless otherwise specified.

Table 6. Electrical specifications - digital section

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I_{il}	Low level input current without pull-up/down device	$V_i = 0$ V	-	-	1	μA
I_{ih}	High level input current without pull-up/down device	$V_i = V_{DD_DIG}$ = 3.6 V	-	-	1	μA
V_{il}	Low level input voltage	-	-	-	$0.2^* V_{DD_DIG}$	V
V_{ih}	High level input voltage	-	$0.8^* V_{DD_DIG}$	-	-	V
V_{ol}	Low level output voltage	$I_{ol} = 2$ mA	-	-	$0.4^* V_{DD_DIG}$	V
V_{oh}	High level output voltage	$I_{oh} = 2$ mA	$0.8^* V_{DD_DIG}$	-	-	V
R_{pu}	Equivalent pull-up/down resistance	-	-	50	-	kΩ

3.5 Electrical specifications for the power section


The specifications given in this section are valid for the operating conditions: $V_{CC} = 18\text{ V}$, $f = 1\text{ kHz}$, $f_{sw} = 384\text{ kHz}$, $T_{amb} = 25^\circ\text{C}$ and $R_L = 8\Omega$, unless otherwise specified.

Table 7. Electrical specifications - power section

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
P_o	Output power BTL	THD = 1%	-	16	-	W
		THD = 10%	-	20	-	
	Output power SE	THD = 1%, $R_L = 4\Omega$	-	7	-	W
		THD = 10%, $R_L = 4\Omega$	-	9	-	
R_{dsON}	Power P-channel or N-channel MOSFET	$I_d = 0.75\text{ A}$	-	-	250	$\text{m}\Omega$
gP	Power P-channel R_{dsON} matching	$I_d = 0.75\text{ A}$	-	100	-	%
gN	Power N-channel R_{dsON} matching	$I_d = 0.75\text{ A}$	-	100	-	%
I_{dss}	Power P-channel / N-channel leakage	$V_{CC} = 20\text{ V}$	-	-	1	μA
t_r	Rise time	Resistive load, see Figure 3 below	-	-	10	ns
t_f	Fall time		-	-	10	ns
I_{VCC}	Supply current from V_{CC} in power down	PWRDN = 0	-	0.3	-	μA
	Supply current from V_{CC} in operation	PWRDN = 1	-	15	-	mA
I_{VDD}	Supply current FFX processing	Internal clock = 49.152 MHz	-	55	-	mA
I_{LIM}	Overcurrent limit	(1)	2.2	3.0	-	A
I_{SCP}	Short -circuit protection	$R_L = 0\Omega$	2.7	3.6	-	A
V_{UVP}	Undervoltage protection	-	-	-	4.3	V
t_{min}	Output minimum pulse width	No load	20	40	60	ns
DR	Dynamic range	-	-	100	-	dB
SNR	Signal to noise ratio, ternary mode	A-Weighted	-	100	-	dB
	Signal to noise ratio binary mode	-	-	90	-	dB
THD+N	Total harmonic distortion + noise	FFX stereo mode, $P_o = 1\text{ W}$ $f = 1\text{ kHz}$	-	0.2	-	%
X_{TALK}	Crosstalk	FFX stereo mode, $<5\text{ kHz}$ One channel driven at 1 W, other channel measured	-	80	-	dB
η	Peak efficiency, FFX mode	$P_o = 2 \times 20\text{ W}$ into 8Ω	-	90	-	%
	Peak efficiency, binary modes	$P_o = 2 \times 9\text{ W}$ into 4Ω + $1 \times 20\text{ W}$ into 8Ω	-	87	-	


- Limit the current if overcurrent warning detect adjustment bypass is enabled (register bit CONFC.OCR8B [on page 29](#)). When disabled refer to the I_{SCP} .

Figure 3. Test circuit



3.6 Power-on/off sequence

Figure 4. Power-on sequence




Note:

The definition of a stable clock is when $f_{max} - f_{min} < 1 \text{ MHz}$.

Section [Serial audio input interface format on page 26](#) gives information on setting up the I²S interface.

Figure 5. Power-off sequence for pop-free turn-off



4 Serial audio interface

The STA333BW audio serial input interface was designed to interface with standard digital audio components and to accept a number of serial data formats. The STA333BW always acts as the slave when receiving audio input from standard digital audio components. Serial data for two channels is provided using three inputs: left/right clock LRCKI, serial clock BICKI, and serial data SDI12.

The SAI bit and the SAIFB bit are used to specify the serial data format. The default serial data format is I²S, MSB-first.

4.0.1 Timings

In the STA333BW the BICKI and LRCKI pins are configured as inputs and they must be supplied by the external peripheral.

Figure 6. Timing diagram for SAI interface




Table 8. Timing parameters for slave mode

Symbol	Parameter	Min	Typ	Max	Unit
t _{BCy}	BICK cycle time	80	-	-	ns
t _{BCH}	BICK pulse width high	40	-	-	ns
t _{BCL}	BICK pulse width low	40	-	-	ns
t _{LRSU}	LRCKI setup time to BICKI strobing edge	40	-	-	ns
t _{LRH}	LRCKI hold time to BICKI strobing edge	40	-	-	ns
t _{LRJT}	LRCKI Jitter Tolerance			40	ns

4.0.2 Delay serial clock enable

To tolerate anomalies in some I²S master devices, a PLL clock cycle delay can be added to the BICKI signal before the SAI interface.

4.0.3 Channel input mapping

Each channel received via I²S can be mapped to any internal processing channel via the channel input mapping registers. This allows for flexibility in processing. The default settings of these registers map each I²S input channel to its corresponding processing channel.


5 Processing data paths

Figure 7 and *Figure 8* below show the data processing paths inside STA333BW. The whole processing chain is composed of two consecutive sections. In the first one, dual-channel processing is implemented and in the second section each channel is fed into the post mixing block either to generate a third channel (typically used in 2.1 output configuration and with crossover filters enabled) or to have the channels processed by the DRC block (2.0 output configuration with crossover filters used to define the cut-off frequency of the two bands).

The first section, *Figure 7*, begins with a 2x oversampling FIR filter providing $2 * f_S$ audio processing. Then a selectable high-pass filter removes the DC level (enabled if HPB = 0). The left and right channel processing paths can include up to 8 filters, depending on the selected configuration (bits BQL, BQ5, BQ6, BQ7 and XO[3:0]). By default, four user programmable, independent filters per channel are enabled, plus the preconfigured de-emphasis, bass and treble controls (BQL = 0, BQ5 = 0, BQ6 = 0, BQ7 = 0).


If the coefficient sets for the two channels are linked (BQL = 1) it is possible to use the de-emphasis, bass and treble filters in a user defined configuration (provided the relevant BQx bits are set). In this case both channels use the same processing coefficients and can have up to seven filters each. If BQL = 0 the BQx bits are ignored and the fifth, sixth and seventh filters are configured as de-emphasis, bass and treble controls, respectively.

Figure 7. Left and right processing, section 1



Moreover, the common 8th filter can be available on both channels provided the predefined crossover frequencies are not used, XO[3:0] = 0, and the DRC is not used.

In the second section, *Figure 8*, mixing and crossover filters are available. If DRC is not enabled they are fully user-programmable and allow the generation of a third channel (2.1 outputs). Alternatively, in mode DRC, these blocks are used to split the sub-band and define the cut-off frequencies of the two bands. A prescaler and a final postscaler allow full control over the signal dynamics before and after the filtering stages. A mixer function is also available.

Figure 8. Left and right processing, section 2

6 I²C bus specification

The STA333BW supports the I²CI²C protocol via the input ports SCL and SDA_IN (master to slave) and the output port SDA_OUT (slave to master). This protocol defines any device that sends data on to the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master always starts the transfer and provides the serial clock for synchronization. The STA333BW is always a slave device in all of its communications. It supports up to 400 kb/s (fast-mode bit rate).

For correct operation of the I²C interface ensure that the master clock generated by the PLL has a frequency at least 10 times higher than the frequency of the applied SCL clock.

6.1 Communication protocol

6.1.1 Data transition or change

Data changes on the SDA line must only occur when the clock SCL is low. A SDA transition while the clock is high is used to identify a START or STOP condition.

6.1.2 Start condition

START is identified by a high to low transition of the data bus, SDA, while the clock, SCL, is stable in the high state. A START condition must precede any command for data transfer.

6.1.3 Stop condition

STOP is identified by low to high transition of SDA while SCL is stable in the high state. A STOP condition terminates communication between STA333BW and the bus master.

6.1.4 Data input

During the data input the STA333BW samples the SDA signal on the rising edge of SCL. For correct device operation the SDA signal must be stable during the rising edge of the clock and the data can change only when the SCL line is low.

6.2 Device addressing

To start communication between the master and the STA333BW, the master must initiate with a start condition. Following this, the master sends onto the SDA line 8-bits (MSB first) corresponding to the device select address and read or write mode bit.

The seven most significant bits are the device address identifiers, corresponding to the I²C bus definition. In the STA333BW the I²C interface has two device addresses depending on the SA pin configuration, 0x38 when SA = 0, and 0x3A when SA = 1.

The eighth bit (LSB) identifies a read or write operation (R/W); this is set to 1 for read and to 0 for write. After a START condition the STA333BW identifies the device address on the SDA bus and if a match is found, acknowledges the identification during the 9th bit time frame. The byte following the device identification is the address of a device register.

6.3 Write operation

Following the START condition the master sends a device select code with the RW bit set to 0. The STA333BW acknowledges this and then waits for the byte of internal address. After receiving the internal byte address the STA333BW again responds with an acknowledgement.


6.3.1 Byte write

In the byte write mode the master sends one data byte, this is acknowledged by the STA333BW. The master then terminates the transfer by generating a STOP condition.

6.3.2 Multi-byte write

The multi-byte write modes can start from any internal address. The master generating a STOP condition terminates the transfer.

Figure 9. Write mode sequence



6.4 Read operation

6.4.1 Current address byte read

Following the START condition the master sends a device select code with the RW bit set to 1. The STA333BW acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.

6.4.2 Current address multi-byte read

The multi-byte read modes can start from any internal address. Sequential data bytes are read from sequential addresses within the STA333BW. The master acknowledges each data byte read and then generates a STOP condition terminating the transfer.


6.4.3 Random address byte read

Following the START condition the master sends a device select code with the RW bit set to 0. The STA333BW acknowledges this and then the master writes the internal address byte. After receiving, the internal byte address the STA333BW again responds with an acknowledgement. The master then initiates another START condition and sends the device select code with the RW bit set to 1. The STA333BW acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.

6.4.4 Random address multi-byte read

The multi-byte read modes could start from any internal address. Sequential data bytes are read from sequential addresses within the STA333BW. The master acknowledges each data byte read and then generates a STOP condition terminating the transfer.

Figure 10. Read mode sequence



7 Register description

Note: Addresses exceeding the maximum address number must not be written.

Table 9. Register summary

Addr	Name	D7	D6	D5	D4	D3	D2	D1	D0
0x00	CONFA	FDRB	TWAB	TWRB	IR1	IR0	MCS2	MCS1	MCS0
0x01	CONFb	C2IM	C1IM	DSCKE	SAIFB	SAI3	SAI2	SAI1	SAI0
0x02	CONFc	OCRB	Reserved	CSZ3	CSZ2	CSZ1	CSZ0	OM1	OM0
0x03	CONFd	SME	ZDE	DRC	BQL	PSL	DSPB	DEMP	HPB
0x04	CONFe	SVE	ZCE	DCCV	PWMS	AME	NSBW	MPC	MPCV
0x05	CONFf	EAPD	PWDN	ECLE	LDTE	BCLE	IDE	OCFG1	OCFG0
0x06	MUTELOC	LOC1	LOC0	Reserved	Reserved	C3M	C2M	C1M	Reserved
0x07	MVOL				MVOL[7:0]				
0x08	C1VOL				C1VOL[7:0]				
0x09	C2VOL				C2VOL[7:0]				
0x0A	C3VOL				C3VOL[7:0]				
0x0B	AUTO1	Reserved	Reserved	AMGC[1:0]	Reserved	Reserved	Reserved	Reserved	Reserved
0x0C	AUTO2	XO3	XO2	XO1	XO0	AMAM2	AMAM1	AMAM0	AMAME
0x0D	AUTO3				Reserved				
0x0E	C1CFG	C1OM1	C1OM0	C1LS1	C1LS0	C1BO	C1VBP	C1EQBP	C1TCB
0x0F	C2CFG	C2OM1	C2OM0	C2LS1	C2LS0	C2BO	C2VBP	C2EQBP	C2TCB
0x10	C3CFG	C3OM1	C3OM0	C3LS1	C3LS0	C3BO	C3VBP	Reserved	Reserved
0x11	TONE	TTC3	TTC2	TTC1	TTC0	BTC3	BTC2	BTC1	BTC0
0x12	L1AR	L1A3	L1A2	L1A1	L1A0	L1R3	L1R2	L1R1	L1R0
0x13	L1ATRT	L1AT3	L1AT2	L1AT1	L1AT0	L1RT3	L1RT2	L1RT1	L1RT0
0x14	L2AR	L2A3	L2A2	L2A1	L2A0	L2R3	L2R2	L2R1	L2R0
0x15	L2ATRT	L2AT3	L2AT2	L2AT1	L2AT0	L2RT3	L2RT2	L2RT1	L2RT0
0x16	CFADDR	Reserved	Reserved		CFA[5:0]				
0x17	B1CF1				C1B[23:16]				
0x18	B1CF2				C1B[15:8]				
0x19	B1CF3				C1B[7:0]				
0x1A	B2CF1				C2B[23:16]				
0x1B	B2CF2				C2B[15:8]				
0x1C	B2CF3				C2B[7:0]				
0x1D	A1CF1				C3B[23:16]				
0x1E	A1CF2				C3B[15:8]				

Table 9. Register summary (continued)

Addr	Name	D7	D6	D5	D4	D3	D2	D1	D0
0x1F	A1CF3				C3B[7:0]				
0x20	A2CF1				C4B[23:16]				
0x21	A2CF2				C4B[15:8]				
0x22	A2CF3				C4B[7:0]				
0x23	B0CF1				C5B[23:16]				
0x24	B0CF2				C5B[15:8]				
0x25	B0CF3				C5B[7:0]				
0x26	CFUD		Reserved			RA	R1	WA	W1
0x27	MPCC1				MPCC[15:8]				
0x28	MPCC2				MPCC[7:0]				
0x29	DCC1				DCC[15:8]				
0x2A	DCC2				DCC[7:0]				
0x2B	FDRC1				FDRC[15:8]				
0x2C	FDRC2				FDRC[7:0]				
0x2D	STATUS	PLLUL	FAULT	UVFAULT	Reserved	OCFAULT	OCWARN	TFAULT	TWARN

7.1 Configuration registers (addr 0x00 to 0x05)

7.1.1 Configuration register A (addr 0x00)

D7	D6	D5	D4	D3	D2	D1	D0
FDRB	TWAB	TWRB	IR1	IR0	MCS2	MCS1	MCS0
0	1	1	0	0	0	1	1

Master clock select

Table 10. Master clock select

Bit	R/W	RST	Name	Description
0	R/W	1	MCS0	Selects the ratio between the input I ² S sample frequency and the input clock.
1	R/W	1	MCS1	
2	R/W	0	MCS2	

The STA333BW supports sample rates of 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz. Therefore the internal clock is:

- 32.768 MHz for 32 kHz
- 45.1584 MHz for 44.1 kHz, 88.2 kHz, and 176.4 kHz
- 49.152 MHz for 48 kHz, 96 kHz, and 192 kHz

The external clock frequency provided to the XTI pin must be a multiple of the input sample frequency (f_s).

The relationship between the input clock and the input sample rate is determined by both the MCSx and the IR (input rate) register bits. The MCSx bits determine the PLL factor generating the internal clock and the IR bit determines the oversampling ratio used internally.

Table 11. Input sampling rates

Input sample rate <i>fs</i> (kHz)	IR	MCS[2:0]					
		101	100	011	010	001	000
32, 44.1, 48	00	576 * fs	128 * fs	256 * fs	384 * fs	512 * fs	768 * fs
88.2, 96	01	NA	64 * fs	128 * fs	192 * fs	256 * fs	384 * fs
176.4, 192	1X	NA	32 * fs	64 * fs	96 * fs	128 * fs	192 * fs

Interpolation ratio select

Table 12. Internal interpolation ratio

Bit	R/W	RST	Name	Description
4:3	R/W	00	IR [1:0]	Selects internal interpolation ratio based on input I ² S sample frequency

The STA333BW has variable interpolation (oversampling) settings such that internal processing and FFX output rates remain consistent. The first processing block interpolates by either 2-times or 1-time (pass-through) or provides a 2-times downsample. The oversampling ratio of this interpolation is determined by the IR bits.

Table 13. IR bit settings as a function of input sample rate

Input sample rate <i>fs</i> (kHz)	IR	1st stage interpolation ratio
32	00	2-times oversampling
44.1	00	2-times oversampling
48	00	2-times oversampling
88.2	01	Pass-through
96	01	Pass-through
176.4	10	2-times downsampling
192	10	2-times downsampling

Thermal warning recovery bypass

Table 14. Thermal warning recovery bypass

Bit	R/W	RST	Name	Description
5	R/W	1	TWRB	0: thermal warning recovery enabled 1: thermal warning recovery disabled

This bit sets the behavior of the IC after a thermal warning disappears. If TWRB is enabled the device automatically restores the normal gain and output limiting is no longer active. If it is disabled the device keeps the output limit active until a reset is asserted or until TWRB set to 0. This bit works in conjunction with TWAB.

Thermal warning adjustment bypass

Table 15. Thermal warning adjustment bypass

Bit	R/W	RST	Name	Description
6	R/W	1	TWAB	0: thermal warning adjustment enabled 1: thermal warning adjustment disabled

Bit TWAB enables automatic output limiting when a power stage thermal warning condition persists for longer than 400ms. When the feature is active (TWAB = 0) the desired output limiting, set through bit TWOCL (-3 dB by default) at address 0x37 in the RAM coefficients bank, is applied. The way the limiting acts after the warning condition disappears is controlled by bit TWRB.

Fault detect recovery bypass

Table 16. Fault detect recovery bypass

Bit	R/W	RST	Name	Description
7	R/W	0	FDRB	0: fault detect recovery enabled 1: fault detect recovery disabled

The on-chip power block provides feedback to the digital controller which is used to indicate a fault condition (either overcurrent or thermal). When fault is asserted, the power control block attempts a recovery from the fault by asserting the 3-state output, holding it for period of time in the range of 0.1 ms to 1 second, as defined by the fault-detect recovery constant register (FDRC registers 0x2B-0x2C), then toggling it back to normal condition. This sequence is repeated as long as the fault indication exists. This feature is enabled by default but can be bypassed by setting the FDRB control bit to 1. The fault condition is also asserted by a low-state pulse of the normally high INT_LINE output pin.

7.1.2 Configuration register B (addr 0x01)

D7	D6	D5	D4	D3	D2	D1	D0
C2IM	C1IM	DSCKE	SAIFB	SAI3	SAI2	SAI1	SAI0
1	0	0	0	0	0	0	0