



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



2.1-channel high-efficiency digital audio system

Datasheet - production data



Features

- Wide voltage supply range
 - 5 V to 26 V (operating range)
 - 30 V (absolute maximum rating)
- 3 power output configurations
 - 2 channels of ternary PWM (stereo mode) (2 x 20 W into 8 Ω at 18 V)
 - 3 channels - left, right using binary and LFE using ternary PWM (2.1 mode) (2 x 9 W + 1 x 20 W into 2 x 4 Ω, 1 x 8 Ω at 18 V)
 - 2 channels of ternary PWM (2 x 20 W) + stereo lineout ternary
- 2.1 channels of 24-bit FFX[®] 100 dB SNR and dynamic range
- Selectable 32 to 192 kHz input sample rates
- I²C control with selectable device address
- Digital gain/attenuation +48 dB to -80 dB with 0.5 dB/step resolution
- Soft volume update with programmable ratio
- Individual channel and master gain/attenuation
- Two independent DRC configurable as a dual-band anti-clipper (B²DRC) or as independent limiters/compressors
- EQ-DRC for DRC based on filtered signals
- Dedicated LFE processing for bass boosting with 0.5 dB/step resolution
- Audio presets:
 - 15 preset crossover filters
 - 5 preset anti-clipping modes
 - Preset night-time listening mode
- Individual channel and master soft/hard mute
- Independent channel volume and DSP bypass
- Automatic zero-detect mute
- Automatic invalid input-detect mute
- 2-channel I²S input data interface
- Input and output channel mapping
- Up to 8 user-programmable biquads per channel with 28-bit resolution
- 3 coefficient banks for EQ presets storing with fast recall via I²C interface
- Bass/treble tones and de-emphasis control
- Selectable high-pass filter for DC blocking
- Advanced AM interference frequency switching and noise suppression modes
- Selectable high- or low-bandwidth noise-shaping topologies
- Variable max power correction for lower full-power THD
- Selectable clock input ratio
- 96 kHz internal processing sample rate, 24 to 28-bit precision
- Thermal overload and short-circuit protection embedded
- Video apps: 576 * f_S input mode supported
- Fully compatible with STA339BWS.

Table 1. Device summary

Order code	Package	Packaging
STA339BWTR	PowerSSO-36 slug down	Tape and reel

Contents

1	Description	10
1.1	Block diagram	11
2	Pin connections	12
2.1	Connection diagram	12
2.2	Pin description	12
3	Electrical specifications	14
3.1	Absolute maximum ratings	14
3.2	Thermal data	14
3.3	Recommended operating conditions	15
3.4	Electrical specifications for the digital section	15
3.5	Electrical specifications for the power section	16
3.6	Power on/off sequence	18
3.7	Testing	19
3.7.1	Functional pin definition	19
4	Serial audio interface	20
4.0.1	Timings	20
4.0.2	Delay serial clock enable	20
4.0.3	Channel input mapping	20
5	Processing data paths	21
6	I²C bus specification	23
6.1	Communication protocol	23
6.1.1	Data transition or change	23
6.1.2	Start condition	23
6.1.3	Stop condition	23
6.1.4	Data input	23
6.2	Device addressing	23
6.3	Write operation	24
6.3.1	Byte write	24

6.3.2	Multi-byte write	24
6.4	Read operation	24
6.4.1	Current address byte read	24
6.4.2	Current address multi-byte read	24
6.4.3	Random address byte read	24
6.4.4	Random address multi-byte read	24
6.4.5	Write mode sequence	25
6.4.6	Read mode sequence	25
7	Register description	26
7.1	Configuration register A (addr 0x00)	28
7.1.1	Master clock select	28
7.1.2	Interpolation ratio select	29
7.1.3	Thermal warning recovery bypass	29
7.1.4	Thermal warning adjustment bypass	29
7.1.5	Fault detect recovery bypass	30
7.2	Configuration register B (addr 0x01)	30
7.2.1	Serial audio input interface format	30
7.2.2	Serial data interface	31
7.2.3	Serial data first bit	31
7.2.4	Delay serial clock enable	33
7.2.5	Channel input mapping	33
7.3	Configuration register C (addr 0x02)	34
7.3.1	FFX power output mode	34
7.3.2	FFX compensating pulse size register	34
7.3.3	Overcurrent warning detect adjustment bypass	35
7.4	Configuration register D (addr 0x03)	35
7.4.1	High-pass filter bypass	35
7.4.2	De-emphasis	35
7.4.3	DSP bypass	36
7.4.4	Post-scale link	36
7.4.5	Biquad coefficient link	36
7.4.6	Dynamic range compression/anti-clipping bit	36
7.4.7	Zero-detect mute enable	37
7.4.8	Submix mode enable	37
7.5	Configuration register E (addr 0x04)	37

7.5.1	Max power correction variable	37
7.5.2	Max power correction	37
7.5.3	Noise-shaper bandwidth selection	38
7.5.4	AM mode enable	38
7.5.5	PWM speed mode	38
7.5.6	Distortion compensation variable enable	38
7.5.7	Zero-crossing volume enable	38
7.5.8	Soft volume update enable	39
7.6	Configuration register F (addr 0x05)	39
7.6.1	Output configuration	39
7.6.2	Invalid input detect mute enable	45
7.6.3	Binary output mode clock loss detection	45
7.6.4	LRCK double trigger protection	45
7.6.5	Auto EAPD on clock loss	45
7.6.6	IC power down	45
7.6.7	External amplifier power down	46
7.7	Volume control registers (addr 0x06 - 0x0A)	46
7.7.1	Mute/line output configuration register	46
7.7.2	Master volume register	46
7.7.3	Channel 1 volume	46
7.7.4	Channel 2 volume	47
7.7.5	Channel 3 / line output volume	47
7.8	Audio preset registers (addr 0x0B and 0x0C)	48
7.8.1	Audio preset register 1 (addr 0x0B)	48
7.8.2	Audio preset register 2 (addr 0x0C)	49
7.8.3	AM interference frequency switching	49
7.8.4	Bass management crossover	49
7.9	Channel configuration registers (addr 0x0E - 0x10)	50
7.9.1	Tone control bypass	50
7.9.2	EQ bypass	50
7.9.3	Volume bypass	51
7.9.4	Binary output enable registers	51
7.9.5	Limiter select	51
7.9.6	Output mapping	51
7.10	Tone control register (addr 0x11)	52
7.10.1	Tone control	52

7.11	Dynamic control registers (addr 0x12 - 0x15)	52
7.11.1	Limiter 1 attack/release rate	52
7.11.2	Limiter 1 attack/release threshold	52
7.11.3	Limiter 2 attack/release rate	52
7.11.4	Limiter 2 attack/release threshold	53
7.11.5	Limiter 1 Extended attack threshold (addr 0x32)	56
7.11.6	Limiter 1 Extended release threshold (addr 0x33)	56
7.11.7	Limiter 2 Extended attack threshold (addr 0x34)	57
7.11.8	Limiter 2 Extended release threshold (addr 0x35)	57
7.12	User-defined coefficient control registers (addr 0x16 - 0x26)	57
7.12.1	Coefficient address register	57
7.12.2	Coefficient b1 data register bits 23:16	57
7.12.3	Coefficient b1 data register bits 15:8	57
7.12.4	Coefficient b1 data register bits 7:0	57
7.12.5	Coefficient b2 data register bits 23:16	58
7.12.6	Coefficient b2 data register bits 15:8	58
7.12.7	Coefficient b2 data register bits 7:0	58
7.12.8	Coefficient a1 data register bits 23:16	58
7.12.9	Coefficient a1 data register bits 15:8	58
7.12.10	Coefficient a1 data register bits 7:0	58
7.12.11	Coefficient a2 data register bits 23:16	58
7.12.12	Coefficient a2 data register bits 15:8	59
7.12.13	Coefficient a2 data register bits 7:0	59
7.12.14	Coefficient b0 data register bits 23:16	59
7.12.15	Coefficient b0 data register bits 15:8	59
7.12.16	Coefficient b0 data register bits 7:0	59
7.12.17	Coefficient write/read control register	59
7.12.18	User-defined EQ	62
7.12.19	Prescale	62
7.12.20	Postscale	62
7.12.21	Overcurrent postscale	63
7.13	Variable max power correction registers (addr 0x27 - 0x28)	64
7.14	Variable distortion compensation registers (addr 0x29 - 0x2A)	64
7.15	Fault detect recovery constant registers (addr 0x2B - 0x2C)	65
7.16	Device status register (addr 0x2D)	65
7.17	EQ coefficients and DRC configuration register (addr 0x31)	66

7.18	Extended configuration register (addr 0x36)	67
7.18.1	Dual-band DRC	67
7.18.2	EQ DRC mode	68
7.18.3	Extended post scale range	69
7.18.4	Extended attack rate	69
7.18.5	Extended BIQUAD selector	70
7.19	EQ soft volume configuration registers (addr 0x37 - 0x38)	70
7.20	DRC RMS filter coefficients (addr 0x39 - 0x3E)	71
8	Application	72
8.1	Application scheme for power supplies	72
8.2	PLL filter	72
8.3	Typical output configuration	73
9	Package thermal characteristics	74
10	Package mechanical data	75
11	Revision history	77

List of figures

Figure 1.	Block diagram	11
Figure 2.	Pin connection PowerSSO-36 (top view)	12
Figure 3.	Power-on sequence	18
Figure 4.	Power-off sequence for pop-free turn-off	18
Figure 5.	Test circuit 1	19
Figure 6.	Test circuit 2	19
Figure 7.	Timing diagram for SAI interface	20
Figure 8.	Left and right processing part 1	21
Figure 9.	Processing part 2	22
Figure 10.	Write mode sequence	25
Figure 11.	Read mode sequence	25
Figure 12.	OCFG = 00 (default value)	40
Figure 13.	OCFG = 01	40
Figure 14.	OCFG = 10	40
Figure 15.	OCFG = 11	41
Figure 16.	Output mapping scheme	41
Figure 17.	2.0 channels (OCFG = 00) PWM slots	42
Figure 18.	2.1 channels (OCFG = 01) PWM slots	43
Figure 19.	2.1 channels (OCFG = 10) PWM slots	44
Figure 20.	Basic limiter and volume flow diagram	54
Figure 21.	B ² DRC scheme	67
Figure 22.	EQDRC scheme	69
Figure 23.	Application diagram	72
Figure 24.	Output configuration for stereo BTL mode	73
Figure 25.	Double-layer PCB with 2 copper ground areas and 16 via holes	74
Figure 26.	PowerSSO-36 power derating curve	74
Figure 27.	PowerSSO-36 EPD outline drawing	75

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	12
Table 3.	Absolute maximum ratings	14
Table 4.	Thermal data	14
Table 5.	Recommended operating condition	15
Table 6.	Electrical specifications - digital section	15
Table 7.	Electrical specifications - power section	16
Table 8.	Functional pin definition	19
Table 9.	Timing parameters for slave mode	20
Table 10.	Register summary	26
Table 11.	Master clock select	28
Table 12.	Input sampling rates	28
Table 13.	Internal interpolation ratio	29
Table 14.	IR bit settings as a function of input sample rate	29
Table 15.	Thermal warning recovery bypass	29
Table 16.	Thermal warning adjustment bypass	29
Table 17.	Fault detect recovery bypass	30
Table 18.	Serial audio input interface	30
Table 19.	Serial data first bit	31
Table 20.	Supported serial audio input formats for MSB-first (SAIFB = 0)	31
Table 21.	Supported serial audio input formats for LSB-first (SAIFB = 1)	32
Table 22.	Delay serial clock enable	33
Table 23.	Channel input mapping	33
Table 24.	FFX power output mode	34
Table 25.	Output modes	34
Table 26.	FFX compensating pulse size bits	34
Table 27.	Compensating pulse size	34
Table 28.	Overcurrent warning bypass	35
Table 29.	High-pass filter bypass	35
Table 30.	De-emphasis	35
Table 31.	DSP bypass	36
Table 32.	Post-scale link	36
Table 33.	Biquad coefficient link	36
Table 34.	Dynamic range compression/anti-clipping bit	36
Table 35.	Zero-detect mute enable	37
Table 36.	Submix mode enable	37
Table 37.	Max power correction variable	37
Table 38.	Max power correction	37
Table 39.	Noise-shaper bandwidth selection	38
Table 40.	AM mode enable	38
Table 41.	PWM speed mode	38
Table 42.	Distortion compensation variable enable	38
Table 43.	Zero-crossing volume enable	38
Table 44.	Soft volume update enable	39
Table 45.	Output configuration	39
Table 46.	Output configuration engine selection	39
Table 47.	Invalid input detect mute enable	45
Table 48.	Binary output mode clock loss detection	45

Table 49.	LRCK double trigger protection	45
Table 50.	Auto EAPD on clock loss	45
Table 51.	IC power down	45
Table 52.	External amplifier power down	46
Table 53.	Line output configuration	46
Table 54.	Master volume offset as a function of MV[7:0]	47
Table 55.	Channel volume as a function of CxV[7:0]	48
Table 56.	Audio preset gain compression/limiters selection for AMGC[3:2] = 00	48
Table 57.	AM interference frequency switching bits	49
Table 58.	Audio preset AM switching frequency selection	49
Table 59.	Bass management crossover	49
Table 60.	Bass management crossover frequency	49
Table 61.	Tone control bypass	50
Table 62.	EQ bypass	51
Table 63.	Binary output enable registers	51
Table 64.	Channel limiter mapping as a function of CxLS bits	51
Table 65.	Channel output mapping as a function of CxOM bits	51
Table 66.	Tone control boost/cut as a function of BTC and TTC bits	52
Table 67.	Limiter attack rate as a function of LxA bits	54
Table 68.	Limiter release rate as a function of LxR bits	54
Table 69.	Limiter attack threshold as a function of LxAT bits (AC mode)	55
Table 70.	Limiter release threshold as a function of LxRT bits (AC mode)	55
Table 71.	Limiter attack threshold as a function of LxAT bits (DRC mode)	56
Table 72.	Limiter release threshold as a as a function of LxRT bits (DRC mode)	56
Table 73.	RAM block for biquads, mixing, scaling and bass management	63
Table 74.	Status register bits	65
Table 75.	EQ RAM select	66
Table 76.	Anti-clipping and DRC preset	66
Table 77.	Anti-clipping selection for AMGC[3:2] = 01	66
Table 78.	Post scale setup	69
Table 79.	Extended attack rate setup for limiter 1	69
Table 80.	Extended attack rate setup for limiter 2	69
Table 81.	De-emphasis filter setup	70
Table 82.	Bass filter setup	70
Table 83.	Treble filter setup	70
Table 84.	Soft volume (increasing) setup	71
Table 85.	Soft volume (decreasing) setup	71
Table 86.	PowerSSO-36 EPD dimensions	75
Table 87.	Document revision history	77

1 Description

The STA339BW is an integrated solution of digital audio processing, digital amplifier control, and FFX-power output stage, thereby creating a high-power single-chip FFX[®] solution comprising high-quality, high-efficiency, all digital amplification.

STA339BW is based on FFX (fully flexible amplification) processor, an STMicroelectronics proprietary technology. FFX is the evolution and the enlargement of the ST ternary technology: the new processor can be configured to work in ternary, binary, binary differential and phase shift PWM modulation schemes.

STA339BW contains the ternary, binary and binary differential implementations, a subset of the full capability of the FFX processor.

The STA339BW is part of the Sound Terminal[®] family that provides full digital audio streaming to the speaker, offering cost effectiveness, low power dissipation and sound enrichment.


The STA339BW power section consists of four independent half bridges. These can be configured via digital control to operate in different modes. 2.1 channels can be provided by two half bridges and a single full bridge, providing up to 2 x 9 W + 1 x 20 W of power output. Two channels can be provided by two full bridges, providing up to 2 x 20 W of power. The IC can also be configured as 2.1 channels with 2 x 20 W provided by the device and external power for FFX power drive.

Also provided in the STA339BW are a full assortment of digital processing features. This includes up to 8 programmable 28-bit biquads (EQ) per channel and bass/treble tone control. Available presets enable a time-to-market advantage by substantially reducing the amount of software development needed for certain functions. This includes audio preset volume loudness, preset volume curves and preset EQ settings. There are also new advanced AM radio interference reduction modes. Dual-band DRC dynamically equalizes the system to provide speaker linear frequency response regardless of the output power level. This feature independently processes the two bands, controlling dynamically the output power level in each band and so providing better sound quality.

The serial audio data input interface accepts all possible formats, including the popular I²S format. Three channels of FFX processing are provided. This high-quality conversion from PCM audio to FFX PWM switching waveform provides over 100 dB SNR and dynamic range.

1.1 Block diagram


Figure 1. Block diagram



2 Pin connections

2.1 Connection diagram

Figure 2. Pin connection PowerSSO-36 (top view)



2.2 Pin description

Table 2. Pin description

Pin	Type	Name	Description
1	GND	GND_SUB	Substrate ground
2	I	SA	I ² C select address (pull-down)
3	I	TEST_MODE	This pin must be connected to ground (pull-down)
4	I/O	VSS	Internal reference at V _{CC} - 3.3 V
5	I/O	VCC_REG	Internal V _{CC} reference
6	O	OUT2B	Output half bridge 2B
7	GND	GND2	Power negative supply
8	Power	VCC2	Power positive supply
9	O	OUT2A	Output half bridge 2A
10	O	OUT1B	Output half bridge 1B

Table 2. Pin description (continued)

Pin	Type	Name	Description
11	Power	VCC1	Power positive supply
12	GND	GND1	Power negative supply
13	O	OUT1A	Output half bridge 1A
14	GND	GND_REG	Internal ground reference
15	Power	VDD	Internal 3.3 V reference voltage
16	I	CONFIG	Paralleled mode command
17	O	OUT3B / FFX3B	PWM out Ch3B / external bridge driver
18	O	OUT3A / FFX3A	PWM out Ch3A / external bridge driver
19	O	EAPD / OUT4B	Power down for external bridge / PWM out Ch4B
20	I/O	TWARN / OUT4A	Thermal warning from external bridge (pull-up when input) / PWM out Ch4A
21	Power	VDD_DIG	Digital supply voltage
22	GND	GND_DIG	Digital ground
23	I	PWRDN	Power down (pull-up)
24	Power	VDD_PLL	Positive supply for PLL
25	I	FILTER_PLL	Connection to PLL filter
26	GND	GND_PLL	Negative supply for PLL
27	I	XTI	PLL input clock
28	I	BICKI	I ² S serial clock
29	I	LRCKI	I ² S left/right clock
30	I	SDI	I ² S serial data channels 1 and 2
31	I	RESET	Reset (pull-up)
32	O	INT_LINE	Fault interrupt
33	I/O	SDA	I ² C serial data
34	I	SCL	I ² C serial clock
35	GND	GND_DIG	Digital ground
36	Power	VDD_DIG	Digital supply voltage

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Power supply voltage (VCCxA, VCCxB)	-0.3	-	30	V
VDD_DIG	Digital supply voltage	-0.3	-	4	V
VDD_PLL	PLL supply voltage	-0.3	-	4	V
T _{op}	Operating junction temperature	-20	-	150	°C
T _{stg}	Storage temperature	-40	-	150	°C

Warning: Stresses beyond those listed in [Table 3](#) above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended operating conditions” are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. In the real application, power supplies with nominal values rated within the recommended operating conditions, may experience some rising beyond the maximum operating conditions for a short time when no or very low current is sunk (amplifier in mute state). In this case the reliability of the device is guaranteed, provided that the absolute maximum ratings are not exceeded.

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Min	Typ	Max	Unit
R _{th j-case}	Thermal resistance junction-case (thermal pad)	-	-	1.5	°C/W
R _{th j-amb}	Thermal resistance junction-ambient ⁽¹⁾	-	-	-	°C/W
T _{th-sdj}	Thermal shut-down junction temperature	-	150	-	°C
T _{th-w}	Thermal warning temperature	-	130	-	°C
T _{th-sdh}	Thermal shut-down hysteresis	-	20	-	°C

1. See [Section 9: Package thermal characteristics on page 74](#) for details.

3.3 Recommended operating conditions

Table 5. Recommended operating condition

Symbol	Parameter	Min	Typ	Max	Unit
V _{CC}	Power supply voltage (VCCxA, VCCxB)	5	-	26	V
VDD_DIG	Digital supply voltage	2.7	3.3	3.6	V
VDD_PLL	PLL supply voltage	2.7	3.3	3.6	V
T _{amb}	Ambient temperature	-20	-	70	°C

3.4 Electrical specifications for the digital section

Table 6. Electrical specifications - digital section

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I _{il}	Low-level input current without pull-up/down device	V _i = 0 V	-10	1	10	μA
I _{ih}	High-level input current without pull-up/down device	V _i = VDD_DIG = 3.6 V	-10	1	10	μA
V _{il}	Low-level input voltage	-	-	-	0.2 * VDD_DIG	V
V _{ih}	High-level input voltage	-	0.8 * VDD_DIG	-	-	V
V _{ol}	Low-level output voltage	I _{ol} = 2 mA	-	-	0.4 * VDD_DIG	V
V _{oh}	High-level output voltage	I _{oh} = 2 mA	0.8 * VDD_DIG	-	-	V
I _{pu}	Pull-up/down current	-	25	66	125	μA
R _{pu}	Equivalent pull-up/down resistance	-	-	50	-	kΩ

3.5 Electrical specifications for the power section

The specifications given in this section are valid for the operating conditions: $V_{CC} = 18\text{ V}$, $f = 1\text{ kHz}$, $f_{sw} = 384\text{ kHz}$, $T_{amb} = 25^\circ\text{ C}$ and $R_L = 8\ \Omega$, unless otherwise specified.

Table 7. Electrical specifications - power section

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Po	Output power BTL	THD = 1%	-	16	-	W
		THD = 10%	-	20	-	
	Output power SE	THD = 1%	-	4	-	W
		THD = 10%	-	5	-	
R _{dsON}	Power Pchannel/Nchannel MOSFET (total bridge)	$I_d = 1.5\text{ A}$	-	180	250	m Ω
gP	Power Pchannel RdsON matching	$I_d = 1.5\text{ A}$	95	-	-	%
gN	Power Nchannel RdsON matching	$I_d = 1.5\text{ A}$	95	-	-	%
I _{dss}	Power Pchannel/Nchannel leakage	$V_{CC} = 20\text{ V}$	-	-	10	μA
I _{LDT}	Low current dead time (static)	Resistive load ⁽¹⁾	-	8	15	ns
I _{HDT}	High current dead time (dynamic)	$I_{load} = 1.5\text{ A}^{(1)}$	-	15	30	ns
t _r	Rise time	Resistive load ⁽¹⁾	-	10	18	ns
t _f	Fall time	Resistive load ⁽¹⁾	-	10	18	ns
V _{CC}	Supply voltage operating voltage	-	5	-	26	V
I _{vcc}	Supply current from V _{CC} in power down	PWRDN = 0	-	0.1	1	mA
	Supply current from V _{CC} in operation	PCM input signal = -60 dBfs, Switching frequency = 384 kHz, No LC filters	-	52	60	
I _{vdd}	Supply current FFX processing (reference only)	Internal clock = 49.152 MHz	-	55	70	mA
I _{lim}	Overcurrent limit	⁽²⁾	3.0	3.8 ⁽³⁾	-	A
I _{sc}	Short-circuit protection	Hi-Z output	3.8	4.8	-	A
UVL	Undervoltage protection	-	-	3.5	4.3	V
t _{min}	Output minimum pulse width	No load	20	30	60	ns
DR	Dynamic range	-	-	100	-	dB
SNR	Signal-to-noise ratio, ternary mode	A-weighted	-	100	-	dB
	Signal-to-noise ratio binary mode	-	-	90	-	
PSSR	Power supply rejection ratio	FFX stereo mode, <5 kHz $V_{RIPPLE} = 1\text{ V RMS}$ Audio input = dither only	-	80	-	dB


Table 7. Electrical specifications - power section (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
THD+N	Total harmonic distortion + noise	FFX stereo mode, Po = 1 W f = 1 kHz	-	0.2	-	%
X _{TALK}	Crosstalk	FFX stereo mode, <5 kHz One channel driven at 1 W Other channel measured	-	80	-	dB
η	Peak efficiency, FFX mode	Po = 2 x 20 W into 8 Ω	-	90	-	%
	Peak efficiency, binary modes	Po = 2 x 9 W into 4 Ω + 1 x 20 W into 8 Ω	-	87	-	

1. Refer to [Figure 5: Test circuit 1](#).
2. Limit current if the register (OCRB par 6.1.3.3) overcurrent warning detect adjustment bypass is enabled. When disabled, refer to I_{sc}.
3. I_{lim} typical value is 0.8*I_{sc}.

3.6 Power on/off sequence


Figure 3. Power-on sequence



Note: The definition of a stable clock is when $f_{max} - f_{min} < 1$ MHz.

Section 7.2.3 on page 31 gives information on setting up the I²S interface.

Figure 4. Power-off sequence for pop-free turn-off



3.7 Testing

3.7.1 Functional pin definition

Table 8. Functional pin definition

Pin name	Number	Logic value	IC status
PWRDN	23	0	Low consumption
		1	Normal operation
TWARN	20	0	A temperature warning is indicated by the external power stage
		1	Normal operation
EAPD	19	0	Low consumption for power stage All internal regulators are switched off
		1	Normal operation

Figure 5. Test circuit 1





Figure 6. Test circuit 2



4 Serial audio interface

The STA339BW audio serial input interface was designed to interface with standard digital audio components and to accept a number of serial data formats. The STA339BW always acts as the slave when receiving audio input from standard digital audio components. Serial data for two channels is provided using three inputs: left/right clock LRCKI, serial clock BICKI, and serial data SDI12.

The SAI bit and the SAIFB bit are used to specify the serial data format. The default serial data format is I²S, MSB-first.

4.0.1 Timings

In the STA339BW the BICKI and LRCKI pins are configured as inputs and they must be supplied by the external peripheral.

Figure 7. Timing diagram for SAI interface




Table 9. Timing parameters for slave mode

Symbol	Parameter	Min	Typ	Max	Unit
t _{BCy}	BICK cycle time	80	-	-	ns
t _{BCH}	BICK pulse width high	40	-	-	ns
t _{BCL}	BICK pulse width low	40	-	-	ns
t _{LRSU}	LRCKI setup time to BICKI strobing edge	40	-	-	ns
t _{LRH}	LRCKI hold time to BICKI strobing edge	40	-	-	ns
t _{LRJT}	LRCKI Jitter Tolerance			40	ns

4.0.2 Delay serial clock enable

To tolerate anomalies in some I²S master devices, a PLL clock cycle delay can be added to the BICKI signal before the SAI interface.

4.0.3 Channel input mapping

Each channel received via I²S can be mapped to any internal processing channel via the channel input mapping registers. This allows for flexibility in processing. The default settings of these registers map each I²S input channel to its corresponding processing channel.

5 Processing data paths

The whole processing chain is composed of two consecutive sections. In the first one dual-channel processing is implemented, as described below. Then each channel is fed into the post-mixing block where there is a choice of processing, either the dual-band DRC is disabled or it is enabled. When B²DRC is disabled a third channel, typically used in 2.1 output configuration and with cross-over filters enabled, is used. When B²DRC is enabled the 2.0 output configuration with cross-over filters for defining the cutoff frequency of the two bands is used.

The first section, *Figure 8*, begins with a 2x oversampling FIR filter allowing a 2 * fs audio processing. Then a selectable high-pass filter removes the DC level (enabled if HFB = 0).

The channel 1 and 2 processing chain can include up to 8 filters, depending on the selected configuration (bits BQL, BQ5, BQ6, BQ7 and XO[3:0]).

By default, four independent filters per channel are enabled, plus the preconfigured de-emphasis, bass and treble controls (BQL = 0, BQ5 = 0, BQ6 = 0, BQ7 = 0).

If the coefficient sets are linked (BQL = 1) then it is possible to use the de-emphasis, bass and treble filter in a user defined configuration (provided the relevant BQx bits are set to 1). In other words both channels use the same processing coefficients and can have up to 7 filters each. Note that if BQL = 0 the BQx bits are ignored and the 5th, 6th and 7th filters are configured as de-emphasis, bass and treble controls, respectively.

Moreover the common 8th filter, from the subsequent processing section, can be available on both channels (provided the pre-defined cross-over frequencies are not used, XO[3:0] = 0, and the dual-band DRC is not used).

In the second section, mixing and crossover filters are available. If B²DRC is not enabled (lower schematic in *Figure 9*) they are fully user-programmable and allow a third channel (2.1 outputs) to be generated. Alternatively, in B²DRC mode (upper schematic in *Figure 9*), those blocks will be used to split the sub-band and define the cutoff frequencies of the two bands. A prescaler and a final post scaler allow full control over the signal dynamics before and after, respectively, the filtering stages. A mixer function is also available.

Figure 8. Left and right processing part 1





Figure 9. Processing part 2



6 I²C bus specification

The STA339BW supports the I²C protocol via the input ports SCL and SDA_IN (master to slave) and the output port SDA_OUT (slave to master). This protocol defines any device that sends data on to the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master always starts the transfer and provides the serial clock for synchronization. The STA339BW is always a slave device in all of its communications. It can operate at up to 400 kb/s (fast-mode bit rate). The STA339BW I²C interface is a slave only interface.

6.1 Communication protocol

6.1.1 Data transition or change

Data changes on the SDA line must only occur when the SCL clock is low. SDA transition while the clock is high is used to identify a START or STOP condition.

6.1.2 Start condition

START is identified by a high to low transition of the data bus SDA signal while the clock signal SCL is stable in the high state. A START condition must precede any command for data transfer.

6.1.3 Stop condition

STOP is identified by low to high transition of the data bus SDA signal while the clock signal SCL is stable in the high state. A STOP condition terminates communication between STA339BW and the bus master.

6.1.4 Data input

During the data input the STA339BW samples the SDA signal on the rising edge of clock SCL. For correct device operation the SDA signal must be stable during the rising edge of the clock and the data can change only when the SCL line is low.

6.2 Device addressing

To start communication between the master and the STA339BW, the master must initiate with a start condition. Following this, the master sends onto the SDA line 8-bits (MSB first) corresponding to the device select address and read or write mode.

The seven most significant bits are the device address identifiers, corresponding to the I²C bus definition. In the STA339BW the I²C interface has two device addresses depending on the SA port configuration, 0x38 when SA = 0, and 0x3A when SA = 1.

The eighth bit (LSB) identifies read or write operation RW, this bit is set to 1 in read mode and to 0 for write mode. After a START condition the STA339BW identifies on the bus the device address and if a match is found, acknowledges the identification on the SDA bus during the 9th bit time. The byte following the device identification byte is the internal space address.

6.3 Write operation

Following the START condition the master sends a device select code with the RW bit set to 0. The STA339BW acknowledges this and the writes for the byte of internal address. After receiving the internal byte address the STA339BW again responds with an acknowledgement.

6.3.1 Byte write

In the byte write mode the master sends one data byte, this is acknowledged by the STA339BW. The master then terminates the transfer by generating a STOP condition.

6.3.2 Multi-byte write

The multi-byte write modes can start from any internal address. The master generating a STOP condition terminates the transfer.

6.4 Read operation

6.4.1 Current address byte read

Following the START condition the master sends a device select code with the RW bit set to 1. The STA339BW acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.

6.4.2 Current address multi-byte read

The multi-byte read modes can start from any internal address. Sequential data bytes are read from sequential addresses within the STA339BW. The master acknowledges each data byte read and then generates a STOP condition terminating the transfer.

6.4.3 Random address byte read


Following the START condition the master sends a device select code with the RW bit set to 0. The STA339BW acknowledges this and then the master writes the internal address byte. After receiving, the internal byte address the STA339BW again responds with an acknowledgement. The master then initiates another START condition and sends the device select code with the RW bit set to 1. The STA339BW acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.

6.4.4 Random address multi-byte read

The multi-byte read modes could start from any internal address. Sequential data bytes are read from sequential addresses within the STA339BW. The master acknowledges each data byte read and then generates a STOP condition terminating the transfer.

6.4.5 Write mode sequence

Figure 10. Write mode sequence



6.4.6 Read mode sequence

Figure 11. Read mode sequence

