



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## 2.1-channel 40-watt high-efficiency digital audio system Sound Terminal<sup>®</sup>

Datasheet - production data



### Features

- Wide-range supply voltage, 4.5 V to 21.5 V
- Three power output configurations:
  - 2 channels of ternary PWM (2 x 20 W into 8  $\Omega$  at 18 V) + PWM output
  - 2 channels of ternary PWM (2 x 20 W into 8  $\Omega$  at 18 V) + ternary stereo line-out
  - 2.1 channels of binary PWM (left, right, LFE) (2 x 9 W into 4  $\Omega$  + 1 x 20 W into 8  $\Omega$  at 18 V)
- FFX with 100-dB SNR and dynamic range
- Scalable FFX modulation index (up to 100%)
- Selectable 32- to 192-kHz input sample rates
- I<sup>2</sup>C control with selectable device address
- Digital gain/attenuation +48 dB to -80 dB with 0.125-dB/step resolution
- Soft volume update with programmable ratio
- Individual channel and master gain/attenuation
- Two independent DRCs configurable as a dual-band anti-clipper (B<sup>2</sup>DRC) or as independent limiters/compressors with optional global DRC capability
- EQ-DRC for DRC based on filtered signals
- Dedicated LFE processing for bass boosting with 0.125-dB/step resolution
- Audio presets:
  - 15 preset crossover filters
  - 5 preset anti-clipping modes
  - Preset night-time listening mode
- Individual channel soft/hard mute
- Independent channel volume and DSP bypass
- I<sup>2</sup>S input data interface
- Input and output channel mapping
- Automatic invalid input-detect mute
- Up to 8 user-programmable biquads/channel
- Three coefficients banks for EQ presets storing with fast recall via I<sup>2</sup>C interface
- Extended filter dynamics +4/-4 for better sound shaping and easier filter implementation
- Bass/treble tones and de-emphasis control
- Selectable high-pass filter for DC blocking
- Advanced AM interference frequency switching and noise suppression modes
- F3X<sup>™</sup> advanced PWM modulation scheme for carrier suppression (headphone or line output)
- Selectable high- or low-bandwidth noise-shaping topologies
- Selectable clock input ratio
- 96-kHz internal processing sample rate with quantization error noise shaping for very low cut-off frequency filters
- Thermal overload and short-circuit protection embedded
- Video apps: 576 x f<sub>S</sub> input mode supported
- PCB manufacturing short-circuit protection technology

**Table 1. Device summary**

Order code	Package	Packaging
STA369BWS	PowerSSO-36 EPD	Tube
STA369BWSTR	PowerSSO-36 EPD	Tape and reel

# Contents

- 1 Description . . . . . 9**
- 2 Pin connections . . . . . 11**
  - 2.1 Connection diagram . . . . . 11
  - 2.2 Pin description . . . . . 11
- 3 Electrical specifications . . . . . 13**
  - 3.1 Absolute maximum ratings . . . . . 13
  - 3.2 Thermal data . . . . . 13
  - 3.3 Recommended operating conditions . . . . . 14
  - 3.4 Electrical specifications for the digital section . . . . . 14
  - 3.5 Electrical specifications for the power section . . . . . 15
  - 3.6 Power on/off sequence . . . . . 17
- 4 Serial audio interface . . . . . 18**
  - 4.0.1 Timings . . . . . 18
  - 4.0.2 Delay serial clock enable . . . . . 18
  - 4.0.3 Channel input mapping . . . . . 18
- 5 Processing data paths . . . . . 19**
- 6 I<sup>2</sup>C bus specification . . . . . 21**
  - 6.1 Communication protocol . . . . . 21
    - 6.1.1 Data transition or change . . . . . 21
    - 6.1.2 Start condition . . . . . 21
    - 6.1.3 Stop condition . . . . . 21
    - 6.1.4 Data input . . . . . 21
  - 6.2 Device addressing . . . . . 21
  - 6.3 Write operation . . . . . 22
    - 6.3.1 Byte write . . . . . 22
    - 6.3.2 Multi-byte write . . . . . 22
  - 6.4 Read operation . . . . . 22
    - 6.4.1 Current address byte read . . . . . 22

6.4.2	Current address multi-byte read	22
6.4.3	Random address byte read	22
6.4.4	Random address multi-byte read	23
<b>7</b>	<b>Register description</b>	<b>24</b>
7.1	Configuration registers (addr 0x00 to 0x05)	27
7.1.1	Configuration register A (addr 0x00)	27
7.1.2	Configuration register B (addr 0x01)	29
7.1.3	Configuration register C (addr 0x02)	32
7.1.4	Configuration register D (addr 0x03)	33
7.1.5	Configuration register E (addr 0x04)	35
7.1.6	Configuration register F (addr 0x05)	37
7.2	Volume control registers (addr 0x06 - 0x0A)	46
7.2.1	Mute/line output configuration register (addr 0x06)	47
7.2.2	Master volume register (addr 0x07)	47
7.2.3	Channel 1 volume (addr 0x08)	47
7.2.4	Channel 2 volume (addr 0x09)	47
7.2.5	Channel 3 / line output volume (addr 0x0A)	48
7.3	Audio preset registers (addr 0x0B and 0x0C)	49
7.3.1	Audio preset register 1 (addr 0x0B)	49
7.3.2	Audio preset register 2 (addr 0x0C)	49
7.4	Channel configuration registers (addr 0x0E - 0x10)	51
7.5	Tone control register (addr 0x11)	53
7.6	Dynamic control registers (addr 0x12 - 0x15)	53
7.6.1	Limiter 1 attack/release rate (addr 0x12)	53
7.6.2	Limiter 1 attack/release threshold (addr 0x13)	53
7.6.3	Limiter 2 attack/release rate (addr 0x14)	54
7.6.4	Limiter 2 attack/release threshold (addr 0x15)	54
7.6.5	Description	54
7.6.6	Limiter 1 extended attack threshold (addr 0x32)	58
7.6.7	Limiter 1 extended release threshold (addr 0x33)	59
7.6.8	Limiter 2 extended attack threshold (addr 0x34)	59
7.6.9	Limiter 2 extended release threshold (addr 0x35)	59
7.7	User-defined coefficient control registers (addr 0x16 - 0x26)	59
7.7.1	Coefficient address register (addr 0x16)	59
7.7.2	Coefficient b1 data register bits (addr 0x17 - 0x19)	59

7.7.3	Coefficient b2 data register bits (addr 0x1A - 0x1C) . . . . .	60
7.7.4	Coefficient a1 data register bits (addr 0x1D - 0x1F) . . . . .	60
7.7.5	Coefficient a2 data register bits (addr 0x20 - 0x22) . . . . .	60
7.7.6	Coefficient b0 data register bits (addr 0x23 - 0x25) . . . . .	61
7.7.7	Coefficient read/write control register (addr 0x26) . . . . .	61
7.7.8	Description . . . . .	61
7.8	Variable max power correction registers (addr 0x27 - 0x28) . . . . .	66
7.9	Distortion compensation registers (addr 0x29 - 0x2A) . . . . .	66
7.10	Fault detect recovery constant registers (addr 0x2B - 0x2C) . . . . .	66
7.11	Device status register (addr 0x2D) . . . . .	67
7.12	EQ coefficients and DRC configuration register (addr 0x31) . . . . .	68
7.13	Extended configuration register (addr 0x36) . . . . .	69
7.13.1	Dual-band DRC (B <sup>2</sup> DRC) . . . . .	69
7.13.2	EQ DRC mode . . . . .	70
7.14	Soft volume configuration registers (addr 0x37 - 0x38) . . . . .	72
7.15	DRC RMS filter coefficients (addr 0x39-0x3E) . . . . .	73
7.16	Extra volume resolution configuration registers (addr 0x3F) . . . . .	74
7.17	Short-circuit protection mode registers SHOK (addr 0x46) . . . . .	75
7.18	Quantization error noise correction (addr 0x48) . . . . .	76
7.19	Extended coefficient range up to +4/-4 (addr 0x49, 0x4A) . . . . .	77
7.20	Miscellaneous registers (addr 0x4B, 0x4C) . . . . .	78
7.20.1	MISC1 (addr 0x4B) . . . . .	78
7.20.2	MISC2 (addr 0x4C) . . . . .	80
7.21	Global DRC after B2DRC (GDRC) bit (addr 0x4D, bit D0) . . . . .	81
7.22	Bad PWM detection registers (addr 0x4D, 0x4E, 0x4F) . . . . .	82
7.23	Coefficient RAM CRC protection (addr 0x60-0x6C) . . . . .	82
7.23.1	BQCHKE registers (addr 0x60 - 0x62) . . . . .	82
7.23.2	XCCHKE registers (addr 0x63 - 0x65) . . . . .	83
7.23.3	BQCHKR registers (addr 0x66 - 0x68) . . . . .	83
7.23.4	XCCHKR registers (addr 0x69 - 0x6B) . . . . .	83
7.23.5	CHKCTRL register (addr 0x6C) . . . . .	83
7.23.6	Description . . . . .	84
<b>8</b>	<b>Applications . . . . .</b>	<b>85</b>
8.1	Application schematics . . . . .	85

---

8.2	PLL filter circuit . . . . .	87
8.3	Typical output configuration . . . . .	87
<b>9</b>	<b>Package thermal characteristics . . . . .</b>	<b>88</b>
<b>10</b>	<b>Package mechanical data . . . . .</b>	<b>89</b>
<b>11</b>	<b>Revision history . . . . .</b>	<b>91</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin description . . . . .	11
Table 3.	Absolute maximum ratings . . . . .	13
Table 4.	Thermal data . . . . .	13
Table 5.	Recommended operating condition . . . . .	14
Table 6.	Electrical specifications - digital section ( $T_{amb} = 25\text{ °C}$ ) . . . . .	14
Table 7.	Electrical specifications - power section . . . . .	15
Table 8.	Timing parameters for slave mode . . . . .	18
Table 9.	Register summary . . . . .	24
Table 10.	Master clock select . . . . .	27
Table 11.	Input sampling rates . . . . .	27
Table 12.	Internal interpolation ratio . . . . .	27
Table 13.	IR bit settings as a function of input sample rate . . . . .	28
Table 14.	Thermal warning recovery bypass . . . . .	28
Table 15.	Thermal warning adjustment bypass . . . . .	28
Table 16.	Fault detect recovery bypass . . . . .	29
Table 17.	Serial audio input interface . . . . .	29
Table 18.	Serial data first bit . . . . .	29
Table 19.	Support serial audio input formats for MSB-first (SAIFB = 0) . . . . .	30
Table 20.	Supported serial audio input formats for LSB-first (SAIFB = 1) . . . . .	30
Table 21.	Delay serial clock enable . . . . .	31
Table 22.	Channel input mapping . . . . .	32
Table 23.	FFX power output mode . . . . .	32
Table 24.	FFX compensating pulse size bits . . . . .	32
Table 25.	Compensating pulse size . . . . .	33
Table 26.	Overcurrent warning bypass . . . . .	33
Table 27.	High-pass filter bypass . . . . .	33
Table 28.	De-emphasis . . . . .	34
Table 29.	DSP bypass . . . . .	34
Table 30.	Postscale link . . . . .	34
Table 31.	Biquad coefficient link . . . . .	34
Table 32.	Dynamic range compression/anti-clipping bit . . . . .	34
Table 33.	Zero-detect mute enable . . . . .	35
Table 34.	Submix mode enable . . . . .	35
Table 35.	Max power correction variable . . . . .	35
Table 36.	Max power correction . . . . .	35
Table 37.	Noise-shaper bandwidth selection . . . . .	36
Table 38.	AM mode enable . . . . .	36
Table 39.	PWM speed mode . . . . .	36
Table 40.	Distortion compensation variable enable . . . . .	36
Table 41.	Zero-crossing volume enable . . . . .	37
Table 42.	Soft volume update enable . . . . .	37
Table 43.	Output configuration . . . . .	37
Table 44.	Output configuration engine selection . . . . .	38
Table 45.	Invalid input detect mute enable . . . . .	45
Table 46.	Binary output mode clock loss detection . . . . .	45
Table 47.	LRCK double trigger protection . . . . .	45
Table 48.	Auto EAPD on clock loss . . . . .	45

Table 49.	IC power down . . . . .	45
Table 50.	External amplifier power down . . . . .	46
Table 51.	Line output configuration . . . . .	47
Table 52.	Master volume offset as a function of MVOL[7:0]. . . . .	47
Table 53.	Channel volume as a function of CxVOL[7:0]. . . . .	48
Table 54.	Audio preset gain compression/limiters selection for AMGC[3:2] = 00. . . . .	49
Table 55.	AM interference frequency switching bits . . . . .	49
Table 56.	Audio preset AM switching frequency selection . . . . .	49
Table 57.	Bass management crossover . . . . .	50
Table 58.	Bass management crossover frequency. . . . .	50
Table 59.	Tone control bypass . . . . .	51
Table 60.	EQ bypass . . . . .	51
Table 61.	Volume bypass register . . . . .	51
Table 62.	Binary output enable registers . . . . .	52
Table 63.	Channel limiter mapping as a function of CxLS bits . . . . .	52
Table 64.	Channel output mapping as a function of CxOM bits . . . . .	52
Table 65.	Tone control boost/cut as a function of BTC and TTC bits . . . . .	53
Table 66.	Limiter attack rate vs LxA bits. . . . .	55
Table 67.	Limiter release rate vs LxR bits. . . . .	56
Table 68.	Limiter attack threshold vs LxAT bits (AC mode) . . . . .	56
Table 69.	Limiter release threshold vs LxRT bits (AC mode) . . . . .	57
Table 70.	Limiter attack threshold vs LxAT bits (DRC mode). . . . .	57
Table 71.	Limiter release threshold vs LxRT bits (DRC mode). . . . .	58
Table 72.	RAM block for biquads, mixing, scaling, bass management. . . . .	63
Table 73.	Status register bits . . . . .	67
Table 74.	EQ RAM select . . . . .	68
Table 75.	Anti clipping and DRC preset . . . . .	68
Table 76.	Anti-clipping selection for AMGC[3:2] = 01 . . . . .	68
Table 77.	Bit PS48DB description. . . . .	71
Table 78.	Bit XAR1 description. . . . .	71
Table 79.	Bit XAR2 description. . . . .	71
Table 80.	Bit BQ5 description . . . . .	72
Table 81.	Bit BQ6 description . . . . .	72
Table 82.	Bit BQ7 description . . . . .	72
Table 83.	Bit SVUPE description . . . . .	72
Table 84.	Bit SVDWE description . . . . .	73
Table 85.	Bits CxVR description . . . . .	74
Table 86.	Bits VRESEN and VRESTG description . . . . .	75
Table 87.	Coefficients extended range configuration . . . . .	77
Table 88.	F3X bits configuration . . . . .	79
Table 89.	External amplifier enabler configuration bits . . . . .	80
Table 90.	PNDLSL bits configuration . . . . .	81
Table 91.	PowerSSO-36 EPD dimensions . . . . .	89
Table 92.	Document revision history. . . . .	91



## List figures

Figure 1.	Block diagram	8
Figure 2.	Pin connection PowerSSO-36 (top view)	10
Figure 3.	Test circuit	15
Figure 4.	Power-on sequence	16
Figure 5.	Power-off sequence for pop-free turn-off	16
Figure 6.	Timing diagram for SAI interface	17
Figure 7.	Left and right processing, section 1	18
Figure 8.	Left and right processing, section 2	19
Figure 9.	Write mode sequence	21
Figure 10.	Read mode sequence	22
Figure 11.	OCFG = 00 (default value)	36
Figure 12.	OCFG = 01	37
Figure 13.	OCFG = 10	37
Figure 14.	OCFG = 11	37
Figure 15.	Output mapping scheme	38
Figure 16.	2.0 channels (OCFG = 00) PWM slots	39
Figure 17.	2.1 channels (OCFG = 01) PWM slots	40
Figure 18.	2.1 channels (OCFG = 10) PWM slots	41
Figure 19.	Basic limiter and volume flow diagram	52
Figure 20.	B <sup>2</sup> DRC scheme	67
Figure 21.	EQDRC scheme	69
Figure 22.	Application circuit for 2 or 2.1-channel configuration	72
Figure 23.	Application circuit for mono BTL configuration	73
Figure 24.	Output configuration for stereo BTL mode ( $R_L = 8 \Omega$ )	74
Figure 25.	PowerSSO-36 power derating curve	75
Figure 26.	PowerSSO-36 EPD outline drawing	77

# 1 Description

The STA369BWS is an integrated solution of digital audio processing, digital amplifier controls and power output stage to create a high-power single-chip FFX digital amplifier with high-quality and high-efficiency. Three channels of FFX processing are provided. The FFX processor implements the ternary, binary and binary differential processing capabilities of the full FFX processor.

The STA369BWS is part of the Sound Terminal<sup>®</sup> family that provides full digital audio streaming to the speakers and offers cost effectiveness, low power dissipation and sound enrichment.

The power section consists of four independent half-bridges. These can be configured via digital control to operate in different modes.

For example, 2.1 channels can be provided by two half-bridges and a single full-bridge, supplying up to  $2 \times 9 \text{ W} + 1 \times 20 \text{ W}$  of output power or two channels can be provided by two full-bridges, supplying up to  $2 \times 20 \text{ W}$  of output power.

The IC can also be configured as 2.1 channels with  $2 \times 20 \text{ W}$  supplied by the device plus a drive for an external FFX power amplifier, such as STA533WF or STA515W.


One other option is to configure the IC as having one channel output that can be provided by parallel BTL to obtain  $1 \times 40 \text{ W}$  of output power. In this configuration the CONFIG pin must be connected to VDD.

Also provided in the STA369BWS are a full assortment of digital processing features. This includes up to 8 programmable biquads (EQ) per channel. Special digital signal processing techniques are available to manage low-frequency quantization noise in filters with very low cut-off frequencies. The coefficient range  $-4$  to  $+4$  allows easy high-shelf filter usage and better sound shaping. Available presets enable a time-to-market advantage by substantially reducing the amount of software development needed for functions such as audio preset volume loudness, preset volume curves and preset EQ settings. There are also new advanced AM radio interference reduction modes. Dual-band DRC dynamically equalizes the system to provide linear frequency speaker response regardless of output power level. This feature separates the audio frequency band into two sub-bands independently processed to provide better sound clarity and to avoid speaker saturation.

The serial audio data input interface accepts all possible formats, including the popular I<sup>2</sup>S format. The high-quality conversion from PCM audio to FFX PWM switching provides over 100 dB of SNR and of dynamic range.

The new F3X<sup>™</sup> modulation is capable of digitally filtering the PWM carrier to simplify external filtering requirements, AM interference and EMI. F3X<sup>™</sup> is implemented in the auxiliary output of STA369BWS and it is specifically designed for application where a simple op-amp can be used to drive an auxiliary headphone line.


Figure 1. Block diagram



## 2 Pin connections

### 2.1 Connection diagram

Figure 2. Pin connection PowerSSO-36 (top view)



### 2.2 Pin description

Table 2. Pin description

Pin	Type	Name	Description
1	GND	GND_SUB	Substrate ground
2	I	SA	I <sup>2</sup> C select address (pull-down)
3	I	TEST_MODE	This pin must be connected to ground (pull-down)
4	I/O	VSS	Internal reference at V <sub>CC</sub> - 3.3 V
5	I/O	VCC_REG	Internal V <sub>CC</sub> reference
6	O	OUT2B	Output half-bridge channel 2B
7	GND	GND2	Power negative supply
8	Power	VCC2	Power positive supply
9	O	OUT2A	Output half-bridge channel 2A
10	O	OUT1B	Output half-bridge channel 1B

Table 2. Pin description (continued)

Pin	Type	Name	Description
11	Power	VCC1	Power positive supply
12	GND	GND1	Power negative supply
13	O	OUT1A	Output half-bridge channel 1A
14	GND	GND_REG	Internal ground reference
15	Power	VDD	Internal 3.3 V reference voltage
16	I	CONFIG	Parallel mode command
17	O	OUT3B / FFX3B	PWM out channel 3B / external bridge driver
18	O	OUT3A / FFX3A	PWM out channel 3A / external bridge driver
19	O	EAPD / OUT4B	Power down for external bridge / PWM out channel 4B
20	I/O	TWARN / OUT4A	Thermal warning from external bridge (pull-up when input) / PWM out channel 4A
21	Power	VDD_DIG	Digital supply voltage
22	GND	GND_DIG	Digital ground
23	I	PWRDN	Power down (pull-up)
24	Power	VDD_PLL	Positive supply for PLL
25	I	FILTER_PLL	Connection to PLL filter
26	GND	GND_PLL	Negative supply for PLL
27	I	XTI	PLL input clock
28	I	BICKI	I <sup>2</sup> S serial clock
29	I	LRCKI	I <sup>2</sup> S left/right clock
30	I	SDI	I <sup>2</sup> S serial data channels 1 and 2
31	I	RESET	Reset (pull-up)
32	O	INT_LINE	Fault interrupt
33	I/O	SDA	I <sup>2</sup> C serial data
34	I	SCL	I <sup>2</sup> C serial clock
35	GND	GND_DIG	Digital ground
36	Power	VDD_DIG	Digital supply voltage
-	-	EP	Exposed pad for PCB heatsink, to be connected to GND

### 3 Electrical specifications

#### 3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>CC</sub>	Power supply voltage (pins VCCx)	-0.3	-	24	V
V <sub>DD</sub>	Digital supply voltage (pins VDD_DIG)	-0.3	-	4.0	V
V <sub>DD</sub>	PLL supply voltage (pin VDD_PLL)	-0.3	-	4.0	V
T <sub>op</sub>	Operating junction temperature	-20	-	150	°C
T <sub>stg</sub>	Storage temperature	-40	-	150	°C

**Warning:** Stresses beyond those listed in *Table 3* above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “Recommended operating conditions” are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. In the real application, power supplies with nominal values rated within the recommended operating conditions, may experience some rising beyond the maximum operating conditions for a short time when no or very low current is sunk (amplifier in mute state). In this case the reliability of the device is guaranteed, provided that the absolute maximum ratings are not exceeded.

#### 3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Min	Typ	Max	Unit
R <sub>th j-case</sub>	Thermal resistance junction-case (thermal pad)	-	-	1.5	°C/W
T <sub>th-sdj</sub>	Thermal shut-down junction temperature	-	150	-	°C
T <sub>th-w</sub>	Thermal warning temperature	-	130	-	°C
T <sub>th-sdh</sub>	Thermal shut-down hysteresis	-	20	-	°C
R <sub>th j-amb</sub>	Thermal resistance junction-ambient <sup>(1)</sup>	-	24	-	°C/W

1. See *Chapter 9: Package thermal characteristics on page 88* for details.

### 3.3 Recommended operating conditions

Table 5. Recommended operating condition

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>CC</sub>	Power supply voltage (VCCxA, VCCxB)	4.5	-	21.5	V
V <sub>DD_DIG</sub>	Digital supply voltage	2.7	3.3	3.6	V
V <sub>DD_PLL</sub>	PLL supply voltage	2.7	3.3	3.6	V
T <sub>amb</sub>	Ambient temperature	-20	-	70	°C

### 3.4 Electrical specifications for the digital section

Table 6. Electrical specifications - digital section (T<sub>amb</sub> = 25 °C)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>il</sub>	Low level input current without pull-up/down device	V <sub>i</sub> = 0 V	-	-	1	μA
I <sub>ih</sub>	High level input current without pull-up/down device	V <sub>i</sub> = V <sub>DD_DIG</sub> = 3.6 V	-	-	1	μA
V <sub>il</sub>	Low level input voltage	-	-	-	0.2 * V <sub>DD_DIG</sub>	V
V <sub>ih</sub>	High level input voltage	-	0.8 * V <sub>DD_DIG</sub>	-	-	V
V <sub>ol</sub>	Low level output voltage	I <sub>ol</sub> = 2 mA	-	-	0.4 * V <sub>DD_DIG</sub>	V
V <sub>oh</sub>	High level output voltage	I <sub>oh</sub> = 2 mA	0.8 * V <sub>DD_DIG</sub>	-	-	V
R <sub>pu</sub>	Equivalent pull-up/down resistance	-	-	50	-	kΩ

### 3.5 Electrical specifications for the power section

The specifications given in this section are valid for the operating conditions:  $V_{CC} = 18\text{ V}$ ,  $f = 1\text{ kHz}$ ,  $f_{sw} = 384\text{ kHz}$ ,  $T_{amb} = 25\text{ °C}$  and  $R_L = 8\text{ }\Omega$ , unless otherwise specified.


**Table 7. Electrical specifications - power section**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Po	Output power BTL	THD = 1%	-	16	-	W
		THD = 10%	-	20	-	
	Output power SE	THD = 1%, $R_L = 4\text{ }\Omega$	-	7	-	W
		THD = 10%, $R_L = 4\text{ }\Omega$	-	9	-	
R <sub>dsON</sub>	Power P-channel or N-channel MOSFET	$I_d = 0.75\text{ A}$	-	-	250	m $\Omega$
gP	Power P-channel RdsON matching	$I_d = 0.75\text{ A}$	-	100	-	%
gN	Power N-channel RdsON matching	$I_d = 0.75\text{ A}$	-	100	-	%
I <sub>dss</sub>	Power P-channel/N-channel leakage	$V_{CC} = 20\text{ V}$	-	-	1	$\mu\text{A}$
t <sub>r</sub>	Rise time	Resistive load, see <i>Figure 3</i> below	-	-	10	ns
t <sub>f</sub>	Fall time		-	-	10	ns
I <sub>VCC</sub>	Supply current from $V_{CC}$ in power down	PWRDN = 0	-	0.3	-	$\mu\text{A}$
	Supply current from $V_{CC}$ in operation	PWRDN = 1	-	15	-	mA
I <sub>VDD</sub>	Supply current FFX processing	Internal clock = 49.152 MHz	-	55	-	mA
I <sub>LIM</sub>	Overcurrent limit	(1)	2.5	3.0	-	A
I <sub>SCP</sub>	Short -circuit protection	$R_L = 0\text{ }\Omega$	3.0	3.6	-	A
V <sub>UVP</sub>	Undervoltage protection	-	-	-	4.3	V
t <sub>min</sub>	Output minimum pulse width	No load	20	40	60	ns
DR	Dynamic range	-	-	100	-	dB
SNR	Signal to noise ratio, ternary mode	A-Weighted	-	100	-	dB
	Signal to noise ratio binary mode	-	-	90	-	dB
THD+N	Total harmonic distortion + noise	FFX stereo mode, $P_o = 1\text{ W}$ $f = 1\text{ kHz}$	-	0.2	-	%
X <sub>TALK</sub>	Crosstalk	FFX stereo mode, <5 kHz One channel driven at 1 W, other channel measured	-	80	-	dB
$\eta$	Peak efficiency, FFX mode	$P_o = 2 \times 20\text{ W}$ into $8\text{ }\Omega$	-	90	-	%
	Peak efficiency, binary modes	$P_o = 2 \times 9\text{ W}$ into $4\text{ }\Omega$ + $1 \times 20\text{ W}$ into $8\text{ }\Omega$	-	87	-	

1. Limit the current if overcurrent warning detect adjustment bypass is enabled (register bit CONF.CORB on page 33).  
When disabled refer to I<sub>SCP</sub>.




Figure 3. Test circuit



### 3.6 Power on/off sequence


Figure 4. Power-on sequence



Note: The definition of a stable clock is when  $f_{max} - f_{min} < 1 \text{ MHz}$ .

Section : [Serial data interface on page 29](#) gives information on setting up the I²S interface.

Figure 5. Power-off sequence for pop-free turn-off



## 4 Serial audio interface

The STA369BWS audio serial input interface was designed to interface with standard digital audio components and to accept a number of serial data formats. The STA369BWS always acts as the slave when receiving audio input from standard digital audio components. Serial data for two channels is provided using three inputs: left/right clock LRCKI, serial clock BICKI, and serial data SDI12.

The SAI bit and the SAIFB bit are used to specify the serial data format. The default serial data format is I<sup>2</sup>S, MSB-first.

### 4.0.1 Timings

In the STA369BWS the BICKI and LRCKI pins are configured as inputs and they must be supplied by the external peripheral.

Figure 6. Timing diagram for SAI interface




Table 8. Timing parameters for slave mode

Symbol	Parameter	Min	Typ	Max	Unit
t <sub>BCy</sub>	BICK cycle time	80	-	-	ns
t <sub>BCH</sub>	BICK pulse width high	40	-	-	ns
t <sub>BCL</sub>	BICK pulse width low	40	-	-	ns
t <sub>LRSU</sub>	LRCKI setup time to BICKI strobing edge	40	-	-	ns
t <sub>LRH</sub>	LRCKI hold time to BICKI strobing edge	40	-	-	ns
t <sub>LRJT</sub>	LRCKI Jitter Tolerance			40	ns

### 4.0.2 Delay serial clock enable

To tolerate anomalies in some I<sup>2</sup>S master devices, a PLL clock cycle delay can be added to the BICKI signal before the SAI interface.

### 4.0.3 Channel input mapping

Each channel received via I<sup>2</sup>S can be mapped to any internal processing channel via the channel input mapping registers. This allows for flexibility in processing. The default settings of these registers map each I<sup>2</sup>S input channel to its corresponding processing channel.


## 5 Processing data paths

Figure 7 and Figure 8 below show the data processing paths inside STA369BWS. The whole processing chain is composed of two consecutive sections. In the first one, dual-channel processing is implemented and in the second section each channel is fed into the post-mixing block either to generate a third channel (typically used in 2.1 output configuration and with crossover filters enabled) or to have the channels processed by the dual-band DRC block (2.0 output configuration with crossover filters used to define the cut-off frequency of the two bands).

The first section, Figure 7, begins with a 2x oversampling FIR filter providing  $2 * f_s$  audio processing. Then a selectable high-pass filter removes the DC level (enabled if HPB = 0). The left and right channel processing paths can include up to 8 filters, depending on the selected configuration (bits BQL, BQ5, BQ6, BQ7 and XO[3:0]). By default, four user programmable, independent filters per channel are enabled, plus the preconfigured de-emphasis, bass and treble controls (BQL = 0, BQ5 = 0, BQ6 = 0, BQ7 = 0).

If the coefficient sets for the two channels are linked (BQL = 1) it is possible to use the de-emphasis, bass and treble filters in a user defined configuration (provided the relevant BQx bits are set). In this case both channels use the same processing coefficients and can have up to seven filters each. If BQL = 0 the BQx bits are ignored and the fifth, sixth and seventh filters are configured as de-emphasis, bass and treble controls, respectively.

Figure 7. Left and right processing, section 1




Moreover, the common 8th filter can be available on both channels provided the predefined crossover frequencies are not used, XO[3:0] = 0, and the dual-band DRC is not used.

In the second section, Figure 8, mixing and crossover filters are available. If B<sup>2</sup>DRC is not enabled they are fully user-programmable and allow the generation of a third channel (2.1 outputs). Alternatively, in mode B<sup>2</sup>DRC, these blocks are used to split the sub-band and define the cut-off frequencies of the two bands. A prescaler and a final postscaler allow full control over the signal dynamics before and after the filtering stages. A mixer function is also available.

In all the available configurations high-pass filtering with a 2-Hz cut-off frequency is applied before the postscale block. This filter cannot be disabled.

Figure 8. Left and right processing, section 2



## 6 I<sup>2</sup>C bus specification

The STA369BWS supports the I<sup>2</sup>C protocol via the input ports SCL and SDA\_IN (master to slave) and the output port SDA\_OUT (slave to master). This protocol defines any device that sends data on to the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master always starts the transfer and provides the serial clock for synchronization. The STA369BWS is always a slave device in all of its communications. It supports up to 400 kb/s (fast-mode bit rate).

For correct operation of the I<sup>2</sup>C interface ensure that the master clock generated by the PLL has a frequency at least 10 times higher than the frequency of the applied SCL clock.

### 6.1 Communication protocol

#### 6.1.1 Data transition or change

Data changes on the SDA line must only occur when the clock SCL is low. A SDA transition while the clock is high is used to identify a START or STOP condition.

#### 6.1.2 Start condition

START is identified by a high to low transition of the data bus, SDA, while the clock, SCL, is stable in the high state. A START condition must precede any command for data transfer.

#### 6.1.3 Stop condition

STOP is identified by low to high transition of SDA while SCL is stable in the high state. A STOP condition terminates communication between STA369BWS and the bus master.

#### 6.1.4 Data input

During the data input the STA369BWS samples the SDA signal on the rising edge of SCL. For correct device operation the SDA signal must be stable during the rising edge of the clock and the data can change only when the SCL line is low.

### 6.2 Device addressing

To start communication between the master and the STA369BWS, the master must initiate with a start condition. Following this, the master sends onto the SDA line 8-bits (MSB first) corresponding to the device select address and read or write mode bit.

The seven most significant bits are the device address identifiers, corresponding to the I<sup>2</sup>C bus definition. In the STA369BWS the I<sup>2</sup>C interface has two device addresses depending on the SA pin configuration, 0x38 when SA = 0, and 0x3A when SA = 1.

The eighth bit (LSB) identifies a read or write operation (R/W); this is set to 1 for read and to 0 for write. After a START condition the STA369BWS identifies the device address on the SDA bus and if a match is found, acknowledges the identification during the 9th bit time frame. The byte following the device identification is the address of a device register.

## 6.3 Write operation

Following the START condition the master sends a device select code with the RW bit set to 0. The STA369BWS acknowledges this and then waits for the byte of internal address. After receiving the internal byte address the STA369BWS again responds with an acknowledgement.


### 6.3.1 Byte write

In the byte write mode the master sends one data byte, this is acknowledged by the STA369BWS. The master then terminates the transfer by generating a STOP condition.

### 6.3.2 Multi-byte write

The multi-byte write modes can start from any internal address. The master generating a STOP condition terminates the transfer.

Figure 9. Write mode sequence



## 6.4 Read operation

### 6.4.1 Current address byte read

Following the START condition the master sends a device select code with the RW bit set to 1. The STA369BWS acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.

### 6.4.2 Current address multi-byte read

The multi-byte read modes can start from any internal address. Sequential data bytes are read from sequential addresses within the STA369BWS. The master acknowledges each data byte read and then generates a STOP condition terminating the transfer.


### 6.4.3 Random address byte read

Following the START condition the master sends a device select code with the RW bit set to 0. The STA369BWS acknowledges this and then the master writes the internal address byte. After receiving, the internal byte address the STA369BWS again responds with an acknowledgement. The master then initiates another START condition and sends the device select code with the RW bit set to 1. The STA369BWS acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.

### 6.4.4 Random address multi-byte read

The multi-byte read modes could start from any internal address. Sequential data bytes are read from sequential addresses within the STA369BWS. The master acknowledges each data byte read and then generates a STOP condition terminating the transfer.

Figure 10. Read mode sequence





## 7 Register description

Note: Addresses exceeding the maximum address number must not be written.

**Table 9. Register summary**

Addr	Name	D7	D6	D5	D4	D3	D2	D1	D0
0x00	CONFA	FDRB	TWAB	TWRB	IR1	IR0	MCS2	MCS1	MCS0
0x01	CONFB	C2IM	C1IM	DSCKE	SAIFB	SAI3	SAI2	SAI1	SAI0
0x02	CONFC	OCRB	Reserved	CSZ3	CSZ2	CSZ1	CSZ0	OM1	OM0
0x03	CONFD	SME	ZDE	DRC	BQL	PSL	DSPB	DEMP	HPB
0x04	CONFE	SVE	ZCE	DCCV	PWMS	AME	NSBW	MPC	MPCV
0x05	CONFF	EAPD	PWDN	ECLE	LDTE	BCLE	IDE	OCFG1	OCFG0
0x06	MUTELOC	LOC1	LOC0	Reserved	Reserved	C3M	C2M	C1M	Reserved
0x07	MVOL	MVOL[7:0]							
0x08	C1VOL	C1VOL[7:0]							
0x09	C2VOL	C2VOL[7:0]							
0x0A	C3VOL	C3VOL[7:0]							
0x0B	AUTO1	Reserved	Reserved	AMGC[1:0]		Reserved	Reserved	Reserved	Reserved
0x0C	AUTO2	XO3	XO2	XO1	XO0	AMAM2	AMAM1	AMAM0	AMAME
0x0D	AUTO3	Reserved							
0x0E	C1CFG	C1OM1	C1OM0	C1LS1	C1LS0	C1BO	C1VBP	C1EQBP	C1TCB
0x0F	C2CFG	C2OM1	C2OM0	C2LS1	C2LS0	C2BO	C2VBP	C2EQBP	C2TCB
0x10	C3CFG	C3OM1	C3OM0	C3LS1	C3LS0	C3BO	C3VBP	Reserved	Reserved
0x11	TONE	TTC3	TTC2	TTC1	TTC0	BTC3	BTC2	BTC1	BTC0
0x12	L1AR	L1A3	L1A2	L1A1	L1A0	L1R3	L1R2	L1R1	L1R0
0x13	L1ATRT	L1AT3	L1AT2	L1AT1	L1AT0	L1RT3	L1RT2	L1RT1	L1RT0
0x14	L2AR	L2A3	L2A2	L2A1	L2A0	L2R3	L2R2	L2R1	L2R0
0x15	L2ATRT	L2AT3	L2AT2	L2AT1	L2AT0	L2RT3	L2RT2	L2RT1	L2RT0
0x16	CFADDR	Reserved	Reserved	CFA[5:0]					
0x17	B1CF1	C1B[23:16]							
0x18	B1CF2	C1B[15:8]							
0x19	B1CF3	C1B[7:0]							
0x1A	B2CF1	C2B[23:16]							
0x1B	B2CF2	C2B[15:8]							
0x1C	B2CF3	C2B[7:0]							
0x1D	A1CF1	C3B[23:16]							
0x1E	A1CF2	C3B[15:8]							

Table 9. Register summary (continued)

Addr	Name	D7	D6	D5	D4	D3	D2	D1	D0
0x1F	A1CF3	C3B[7:0]							
0x20	A2CF1	C4B[23:16]							
0x21	A2CF2	C4B[15:8]							
0x22	A2CF3	C4B[7:0]							
0x23	B0CF1	C5B[23:16]							
0x24	B0CF2	C5B[15:8]							
0x25	B0CF3	C5B[7:0]							
0x26	CFUD	Reserved				RA	R1	WA	W1
0x27	MPCC1	MPCC[15:8]							
0x28	MPCC2	MPCC[7:0]							
0x29	DCC1	DCC[15:8]							
0x2A	DCC2	DCC[7:0]							
0x2B	FDRC1	FDRC[15:8]							
0x2C	FDRC2	FDRC[7:0]							
0x2D	STATUS	PLLUL	FAULT	UVFAULT	Reserved	OCFAULT	OCWARN	TFAULT	TWARN
0x2E	Reserved	Reserved							
0x2F	Reserved	Reserved							
0x30	Reserved	Reserved							
0x31	EQCFG	XOB	Reserved	Reserved	AMGC[3:2]		Reserved	SEL[1:0]	
0x32	EATH1	EATHEN1	EATH1[6:0]						
0x33	ERTH1	ERTHEN1	ERTH1[6:0]						
0x34	EATH2	EATHEN2	EATH2[6:0]						
0x35	ERTH2	ERTHEN2	ERTH2[6:0]						
0x36	CONFX	MDRC[1:0]		PS48DB	XAR1	XAR2	BQ5	BQ6	BQ7
0x37	SVCA	Reserved	Reserved	SVUPE	SVUP[4:0]				
0x38	SVCB	Reserved	Reserved	SVDWE	SVDW[4:0]				
0x39	RMS0A	R_C0[23:16]							
0x3A	RMS0B	R_C0[15:8]							
0x3B	RMS0C	R_C0[7:0]							
0x3C	RMS1A	R_C1[23:16]							
0x3D	RMS1B	R_C1[15:8]							
0x3E	RMS1C	R_C1[7:0]							
0x3F	EVOLRES	VRESEN	VRESTG	C3VR[1:0]		C2VR[1:0]		C1VR[1:0]	
0x40	Reserved	Reserved							
0x41	Reserved	Reserved							