imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





TAB

STB130N6F7

N-channel 60 V, 4.2 mΩ typ., 80 A STripFET[™] F7 Power MOSFET in a D²PAK package

Datasheet - production data



Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STB130N6F7	60 V	5.0 mΩ	80 A	160 W

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET[™] F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

D²PAK Figure 1: Internal schematic diagram




Table 1: Device summary

Order code	Marking	Package	Packing				
STB130N6F7	130N6F7	D ² PAK	Tape and reel				

DocID027380 Rev 3

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	cuits	7
4	Packag	e information	8
	4.1	D ² PAK type A package information	8
	4.2	D ² PAK packing information	11
5	Revisio	n history	13



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	80	А
ID, 2	Drain current (continuous) at T _{case} = 100 °C	80	A
I _{DM} ⁽²⁾	Drain current (pulsed)	320	А
P _{TOT}	Total dissipation at T _{case} = 25 °C	160	W
E _{AS} ⁽³⁾	Single pulse avalanche energy	200	mJ
T _{stg}	Storage temperature	EE to 175	°C
Tj	Operating junction temperature	-55 to 175	¹ C

Notes:

⁽¹⁾ Current is limited by package.

⁽²⁾ Pulse width is limited by safe operating area.

 $^{(3)}$ starting T_{j} = 25 °C, I_{D} = 20 A, V_{DD} = 40 V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.94	°C MI
Rthj-amb ⁽¹⁾	Thermal resistance junction-ambient	30	°C/W

Notes:

 $^{(1)}$ When mounted on a 1-inch² FR-4, 2 Oz copper board.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	60			V	
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \ V, \ V_{DS} = 60 \ V$			1	μA	
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = 20 V$			100	nA	
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2		4	V	
R _{DS(on)}	Static drain-source on- resistance	$V_{\rm GS}=10~V,~I_{\rm D}=40~A$		4.2	5.0	mΩ	

Table	5.	Dv	namic
Iable	υ.	υy	nannc

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	2600	-	
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	1200	-	pF
C _{rss}	Reverse transfer capacitance		-	115	-	
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 80 \text{ A},$	-	42	-	
Q _{gs}	Gate-source charge	$V_{GS} = 10 V$ (see <i>Figure 14:</i>	-	13.6	-	nC
Q_gd	Gate-drain charge	"Gate charge test circuit")	-	13	-	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 V, I_D = 40 A,$	-	24	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see <i>Figure 13: "Switching</i>	-	44	-	
$t_{d(off)}$	Turn-off delay time	times test circuit for	-	62	-	ns
t _f	Fall time	resistive load" and Figure 18: "Switching time waveform")	-	24	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	$V_{GS}=0~V,~I_{SD}=80~A$	-		1.2	V
t _{rr}	Reverse recovery time	I _{SD} = 80 A,	-	50		ns
Qrr	Reverse recovery charge	di/dt = 100 A/μs, V _{DD} = 48 V (see <i>Figure 15:</i>	-	56		nC
I _{RRM}	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	-	2.2		А


Notes:

 $^{(1)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.







57



2.1 Electrical characteristics (curves)








DocID027380 Rev 3

Electrical characteristics

STB130N6F7










DocID027380 Rev 3



3 Test circuits










4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 D²PAK type A package information

Figure 19: D²PAK (TO-263) type A package outline





DocID027380 Rev 3


STB130N6F7

Package information


Table 8: D ² PAK (TO-263) type A package mechanical data						
Dim		mm				
Dim.	Min.	Тур.	Max.			
Α	4.40		4.60			
A1	0.03		0.23			
b	0.70		0.93			
b2	1.14		1.70			
С	0.45		0.60			
c2	1.23		1.36			
D	8.95		9.35			
D1	7.50	7.75	8.00			
D2	1.10	1.30	1.50			
E	10		10.40			
E1	8.50	8.70	8.90			
E2	6.85	7.05	7.25			
е		2.54				
e1	4.88		5.28			
Н	15		15.85			
J1	2.49		2.69			
L	2.29		2.79			
L1	1.27		1.40			
L2	1.30		1.75			
R		0.4				
V2	0°		8°			



Package information



4.2 D²PAK packing information








Table 9: D*PAK tape and reel mechanical data						
	Таре			Reel		
Dim	n	ım	Dim	n	nm	
Dim.	Min.	Max.	Dim.	Min.	Max.	
A0	10.5	10.7	A		330	
B0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	Ν	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Bas	se qty	1000	
P2	1.9	2.1	Bul	lk qty	1000	
R	50					
Т	0.25	0.35]			

Table 9: D²PAK tape and reel mechanical data



24.3



W

23.7

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
23-Jan-2015	1	First release.
16-Jun-2015	2	Datasheet promoted from preliminary data to production data Text and formatting edits throughout document In Section Electrical ratings: - updated Table Absolute maximum ratings In Section Electrical characteristics: - updated and renamed Table Static (was On/off states) - updated Table Switching times - updated Table Source drain diode Added Section Electrical characteristics (curves)
08-Jul-2015	3	In Section <i>Electrical characteristics (curves)</i> : - updated Figures <i>Output characteristics</i> and <i>Transfer characteristics</i>



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

