

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









life.augmented

N-channel 600 V, 0.14 Ω typ., 20 A MDmesh™ M2 Power MOSFET in a D²PAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax}	R _{DS(on)} max.	I _D	P _{TOT}
STB26N60M2	650 V	0.165 Ω	20 A	169 W

- Extremely low gate charge
- Excellent output capacitance (Coss) profile
- 100% avalanche tested
- Zener-protected

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh™ M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STB26N60M2	26N60M2	D ² PAK	Tape and reel

Contents STB26N60M2

Contents

1	Electric	eal ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	D ² PAK package information	9
	4.2	D ² PAK packing information	12
5	Revisio	n history	14

STB26N60M2 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±25	V
1_	Drain current (continuous) at T _{case} = 25 °C	20	Α
ID	Drain current (continuous) at T _{case} = 100 °C	13	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	80	Α
P _{TOT}	Total dissipation at T _{case} = 25 °C	169	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 (0 150	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.74	000
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	30	°C/W

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR} ⁽¹⁾	Avalanche current, repetitive or not repetitive	3.8	Α
E _{AS} ⁽²⁾	Single pulse avalanche energy	250	mJ

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ $I_{SD} \leq 20$ A, di/dt=400 A/µs; $V_{DS(peak)} < V_{(BR)DSS}, \ V_{DD} = 80\% \ V_{(BR)DSS}.$

 $^{^{(3)}} V_{DS} \le 480 V.$

 $^{^{(1)}}$ When mounted on a 1-inch² FR-4, 2 Oz copper board.

 $^{^{(1)}}$ Pulse width limited by T_{jmax} .

 $^{^{(2)}}$ starting $T_i = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V.

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zoro goto voltago droin	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
lgss	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 10 A		0.14	0.165	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1360	1	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	88	1	pF
C_{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	2	ı	į.
Coss eq. (1)	Equivalent output capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$ V	-	124	ı	pF
R _G	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	4	1	Ω
Q_g	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 20 \text{ A}, V_{GS} = 0$	-	34	1	
Qgs	Gate-source charge	to 10 V (see Figure 15: "Test circuit for gate charge	-	5.6	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	16.3	-	

Notes

 $^{^{(1)}\}mbox{Defined}$ by design, not subject to production test.

 $^{^{(1)}}$ $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 10 \text{ A R}_G = 4.7 \Omega,$	1	20.2	1	
tr	Rise time	V _{GS} = 10 V (see <i>Figure 14: "Test</i>	-	8	-	
t _{d(off)}	Turn-off delay time	circuit for resistive load switching times" and Figure 19: "Switching	-	66	-	ns
tf	Fall time	time waveform")	-	10	-	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		20	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		1		80	Α
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 20 A	ı		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs,	ı	360		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")		5		μС
I _{RRM}	Reverse recovery current			27		Α
t _{rr}	Reverse recovery time	I _{SD} = 20 A, di/dt = 100 A/μs,		556		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C} \text{ (see Figure } 16: "Test circuit for inductive load"}$		8		μС
IRRM	Reverse recovery current	switching and diode recovery times")		29		Α

Notes:

 $^{^{\}left(1\right)}$ Pulse width is limited by safe operating area.

 $^{^{(2)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance

K $\delta = 0.5$ 0.2


0.1


10⁻¹
0.05


0.02

Z_{th} = k R_{thJ-c} $\delta = t_p/\tau$ SINGLE PULSE t_p t_p

Figure 4: Output characteristics GIPG210715MQ6WPOCH **I**_D (Α) $V_{GS} = 7,8,9,10 \text{ V}$ 50 $V_{GS} = 6 V$ 40 30 $V_{GS} = 5 V$ 20 10 $V_{GS} = 4 V$ 0 12 8 16 $\overline{\mathsf{V}}_{\mathsf{DS}}\left(\mathsf{V}\right)$










STB26N60M2 Electrical characteristics

Figure 8: Capacitance variations $\begin{array}{c} C \\ (pF) \\ \hline 10^3 \\ \hline 10^2 \\ \hline 10^1 \\ \hline 10^0 \\ \hline 10^{-1} \\ \hline 10^0 \\ \hline 10^1 \\ \hline 10^1 \\ \hline 10^1 \\ \hline 10^1 \\ \hline 10^2 \\ \hline V_{DS} (V) \\ \end{array}$

Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG210715MQ6WPVTH $I_D = 250 \, \mu A$ 1.1 1.0 0.9 8.0 0.7 0.6 -75 -25 25 75 125 T_i (°C)







Test circuits STB26N60M2

3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


12 V 47 KΩ 100 nF 1 kΩ


Vos pulse width 2200 pulse width 1 kΩ


AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times

AM01470.







577

STB26N60M2 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 D²PAK package information




Figure 20: D2PAK (TO-263) type A package outline

Table 9: D2PAK (TO-263) type A package mechanical data

	ie 9. D-PAR (10-203) typi	mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
С	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10.00		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15.00		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.40	
V2	0°		8°





Figure 21: D²PAK (TO-263) type A recommended footprint (dimensions are in mm)

Footprint

D²PAK packing information 4.2



A 40mm min. access hole at slot location

Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 23: D2PAK type A reel outline

Table 10: D2PAK type A tape and reel mechanical data

Таре				Reel		
Dim.	m	nm	Dim.	mm		
Dilli.	Min.	Max.	Dilli.	Min.	Max.	
A0	10.5	10.7	Α		330	
В0	15.7	15.9	В	1.5		
D	1.5	1.6	С	12.8	13.2	
D1	1.59	1.61	D	20.2		
E	1.65	1.85	G	24.4	26.4	
F	11.4	11.6	N	100		
K0	4.8	5.0	Т		30.4	
P0	3.9	4.1				
P1	11.9	12.1	Base q	uantity	1000	
P2	1.9	2.1	Bulk quantity		1000	
R	50					
Т	0.25	0.35				
W	23.7	24.3				

Revision history STB26N60M2

5 Revision history

14/15

Table 11: Document revision history

Date	Revision	Changes
10-Mar-2017	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved