

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










Li-Ion linear battery charger with LDO, load switches and reset generator

Datasheet - production data



Features

- Charges single-cell Li-lon batteries with CC/CV algorithm and charge termination
- Fast charge current up to 450 mA
- Pre-charge current from 1 mA to 450 mA
- Adjustable floating voltage up to 4.45 V
- Integrated low quiescent LDO regulator
- Automatic power path management
- Auto-recharge function
- Embedded protection circuit module (PCM) featuring battery overcharge, battery overdischarge and battery overcurrent protections
- Charging timeout to terminate the charging process for safety reasons
- Shipping mode feature allows battery low leakage when over-discharged
- Very low battery leakage in over-discharge and shutdown mode
- Charge/fault status output
- Battery voltage pin to allow external gauging
- Two 3 Ω SPDT load switches
- Reset generator triggered by USB detection
- SWIRE allows the STBC02 functions to be controlled
- Available in Flip Chip 30, 400 um pitch package
- Rugged ±4 kV HBM, ESD protection on the most critical pins

Applications

- Smart watches and wearable devices
- Fitness and medical accessories
- Li-lon and other Li-Poly battery rechargeable equipment

Description

The STBC02 is a highly integrated power management, embedding a linear battery charger, a 150 mA LDO, 2 SPDT load switches, a smart reset/watchdog block and a protection circuit module (PCM) to prevent the battery from being damaged under fault conditions.

The STBC02 uses a CC/CV algorithm to charge the battery; the fast charge and the pre-charge current can be both independently programmed using dedicated resistors. The termination current is set by default, being 5% of the programmed fast charge current, but it can also be fixed to different values. Likewise, the battery floating voltage value is programmable and can be set to a value up to 4.45 V.

The STBC02 also features a charger enable input to stop the charging process anytime.

The STBC02 is automatically powered off from the connected battery when the IN pin is not connected to a valid power source (battery mode).

A battery under/overtemperature condition can be detected by using an external circuitry (NTC thermistor).

The STBC02 draws less than 10 nA from the connected battery in shipping mode conditions, so to maximize the battery life during end product shelf life. The device is available in the Flip Chip 30 package.

Contents STBC02

1	Applicat	ion schematic	6
2	Pin conf	iguration (top through view)	8
3		n ratings	
4		al characteristics	
5	Typical p	performance characteristics	15
6		nal pin description	
	6.1	GND, AGND	19
	6.2	NTC	19
	6.3	ISET and IPRE	19
	6.4	BATMS	19
	6.5	BATSNS, BATSNSFV	20
	6.6	BAT	20
	6.7	IN	20
	6.8	SYS	20
	6.9	LDO	21
	6.10	WAKE-UP	21
	6.11	CHG	21
	6.12	CEN	22
	6.13	RESET_NOW (RESET_CLEAR), nRESET, RST_PENDING	22
		6.13.1 Smart reset section control pins	22
		6.13.2 Watchdog section control pins	23
	6.14	SW1_OA, SW1_OB, SW1_I, SW2_OA, SW2_OB, SW2_I	23
	6.15	SW_SEL	24
7	Block di	agram	27
8	Operatio	n description	28
	8.1	Power-on	28
	8.2	Battery charger	28
	8.3	Battery temperature monitoring	32
	8.4	Battery overcharge protection	32
	8.5	Battery over-discharge protection	32
	8.6	Battery discharge overcurrent protection	32
	8.7	Battery fault protection	32

STBC	02		Contents
	8.8	Floating voltage adjustment	33
	8.9	Input overcurrent protection	33
	8.10	SYS short-circuit protection, LDO current limitation	33
	8.11	IN overvoltage protection	33
	8.12	Shutdown mode	33
	8.13	Watchdog function	33
	8.14	Thermal shutdown	33
	8.15	Reverse current protection	34
9	Package	e information	35
	9.1	Flip Chip30 (2.59x2.25 mm) package information	35
10	Ordering	g information	37
11	Revision	n history	38

List of tables STBC02

List of tables

Table 1: Typical bill of material (BOM)	
Table 2: Pin description	
Table 3: Absolute maximum ratings	10
Table 4: Thermal data	
Table 5: Electrical characteristics	
Table 6: Charging current setting	19
Table 7: SYS voltage source	
Table 8: CHG pin state	21
Table 9: SWIRE programming	24
Table 10: IFAST and IEND	29
Table 11: Flip Chip 30 (2.59x2.25 mm) package mechanical data	36
Table 12: Ordering information	37
Table 13: Document revision history	38

STBC02 List of figures

List of figures

Figure 1: STBC02 application schematic	6
Figure 2: Pin configuration top through view	8
Figure 3: Battery mode 3 V LDO load transient response	15
Figure 4: Thermal management	15
Figure 5: VIN mode, overvoltage protection	
Figure 6: Pre-charge to fast charge mode transition threshold	15
Figure 7: Pre-charge to fast charge mode transition deglitch	16
Figure 8: Pre-charge to fast charge mode to no charge mode transition	16
Figure 9: Wake-up pin operation	
Figure 10: VIN plug, charging initialization	16
Figure 11: Wake-up operation, VSYS and LDO rise overview	17
Figure 12: Wake-up operation, VSYS and LDO rise detail	17
Figure 13: VIN plug, charging initialization battery mode to VIN mode transition	17
Figure 14: Shutdown mode entry and exit	17
Figure 15: VBAT to VSYS drop and VSYS to VLDO drop (10 mA)	
Figure 16: VBAT to VSYS drop and VSYS to VLDO drop (100 mA)	18
Figure 17: CEN operation	18
Figure 18: CEN operation, VIN plug/unplug	18
Figure 19: Smart reset timing diagram	
Figure 20: Watchdog timing diagram	
Figure 21: Single wire programming (SW_SEL INPUT)	25
Figure 22: Start and stop timing bit range	
Figure 23: STBC02 block diagram	27
Figure 24: Charging flowchart	
Figure 25: End-of-charge flowchart	
Figure 26: CC/CV charging profile (not in scale)	
Figure 27: Flip Chip 30 (2.59x2.25 mm) package outline	
Figure 28: Flip Chip 30 (2.59x2.25 mm) recommended footprint	36



1 Application schematic

Figure 1: STBC02 application schematic




Table 1: Typical bill of material (BOM)

Symbol	Value	Description	Note
CIN	10 μF (16 V)	Input supply voltage capacitor	Ceramic type
Csys	1 μF (10 V)	System output capacitor	Ceramic type
RISET	Refer to I _{SET}	Charge current programming resistor	Film type
RIPRE	Refer to IPRE	Pre-charge current programming resistor	Film type
Сват	4.7 μF (6.3 V)	Battery positive terminal capacitor	Ceramic type
RFLOAT	BATSNSFV	Floating voltage programming resistor	Film type
R _{PUP}	10-100 kΩ	nRESET pull-up resistor ⁽¹⁾	Film type
Rcнg	10 kΩ	Charging/fault pull-up resistor ⁽²⁾	Film type
C _{LDO}	1.0 μF (10 V)	LDO output capacitor	Ceramic type

Notes:

 $^{{}^{(1)}\}mbox{R}_{\mbox{\scriptsize PUP}}$ is tied to LDO pin or to a higher voltage.

 $^{{}^{(2)}\}mbox{R}_{\mbox{CHG}}$ must be calculated according to the external LED electrical characteristics.

2 Pin configuration (top through view)

Figure 2: Pin configuration top through view

A1	A2	A3	A4	A5
RESET_NOW	BATSNSFV	GND	ISET	BAT
B1	B2	B3	B4	B5
CEN	RST_PENDING	BATSNS	AGND	BAT
C1	C2	C3	C4	C5
SW_SEL	NRESET	NC	BATMS	SYS
D1	D2	D3	D4	D5
NTC	WAKE_UP	NC	IPRE	SYS
E1	E2	E3	E4	E5
CHG	SW_I	SW1_OB	SW1_OA	IN
F1	F2	F3	F4	F5
SW2_OB	SW2_OA	SW1_I	LDO	IN

Table 2: Pin description

Bump		Bump name	Description		
	IN	E5-F5	Input supply voltage. By μF capacitor	pass this pin to ground with a 10	
	ВАТ	A5-B5	Battery positive terminal 4.7 µF ceramic capacito	I. Bypass this pin to GND with a	
Power	SYS	C5-D5	System output. Bypass ceramic capacitor	this pin to ground with 1 μF	
i ower	LDO	F4	LDO output. Bypass this ceramic capacitor	s pin to ground with 1 μF	
	NTC	D1	Battery temperature mo	nitor pin	
	AGND	B4	Analog ground	Connect together with the	
	GND	A3	GROUND	same ground layer	
Drogramming	ISET	A4	Fast charge current programming resistor		
Programming	IPRE	D4	Pre-charge current programming resistor		
	BATMS	C4	Battery voltage measurement pin		
Sensing	BATSNS	В3	Battery voltage sensing. Connect as close as pos the battery positive terminal		
	BATSNSFV	A2	Floating voltage sensing. Connect as close as possibl to the battery positive terminal		
	CEN	B1	Charger enable pin. Active high. 500 k Ω internal pull-t (to LDO)		
Digital I/Os	CHG	E1	Charging/fault flag. Active low (open drain output)		
Digital I/Os	WAKE-UP	D2	Shipping mode exit input pin. Active high. 50 k Ω internal pull-down		
	SW_SEL	C1	Load switch selection in	put (refer to LDO level)	

Bump		Bump name	Description	
	nRESET	C2		al (open drain output). A pull-up connected to LDO pin or to a
Digital I/Os	RST_PENDING	B2	Reset output signal (totem pole output)	
	RESET_NOW	A1	Smart reset input signal RESET_CLEAR when v	
	SW1_I	F3	Load switch SPDT1 input (1.8 V to 5 V range)	
	SW1_OA	E4	Load switch SPDT1 output A (enabled/disabled by SWIRE)	
Switch matrix	SW1_OB	E3	Load switch SPDT1 output B (enabled/disabled by SWIRE)	If SPDT switches are used, decoupling capacitors are recommended on input and output. Capacitor values
Switch matrix	SW2_I	E2	Load switch SPDT2 input (1.8 V to 5 V range)	depend on application conditions and requirements. If not used, connect inputs and autouts to CND.
	SW2_OA	F2	Load switch SPDT2 output A (enabled/disabled by SWIRE)	outputs to GND
	SW2_OB	F1	Load switch SPDT2 output B (enabled/disabled by SWIRE)	
	NC	C3-D3	Not connected	Leave floating

Maximum ratings STBC02

3 Maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Test conditions	Value	Unit
Vin	Input supply voltage pin	DC voltage	-0.3 to +16.0	V
V _{LDO}	LDO output pin voltage	DC voltage	-0.3 to +4.0	V
Vsys	SYS pin voltage	DC voltage	-0.3 to +6.5	V
Vsw	Switch pin voltage (SW1_I, SW2_I, SW1_OA,SW1_OB, SW2_OA, SW2_OB)	DC voltage	-0.3 to +6.5	V
V _{CHG}	CHG pin voltage	DC voltage	-0.3 to +6.5	٧
V _{Wake-up}	WAKE-UP pin voltage	DC voltage	-0.3 to +4.6	٧
VLGC	Voltage on logic pins (CEN, SW_SEL, RESET_NOW, nRESET, RST_PENDING)		-0.3 to +4.0	V
V _{ISET} , V _{IPRE}	Voltage on ISET, IPRE pins	DC voltage	-0.3 to +2	٧
V _{NTC}	Voltage on NTC pin	DC voltage	-0.3 to V _{LDO}	٧
V _{BAT} , V _{BATSNS} , V _{BATSNSFV}	Voltage on BAT, BATSNS and BATSNSFV pins	DC voltage	-0.3 to +5.5	٧
VBATMS	Voltage on BATMS pin	DC voltage	-0.3 to V _{BAT} +0.3	٧
ESD	Human body model (IN, SYS, WAKE-UP, LDO, BAT, BATSNS, BATSNSFV)	JS-001-2012 vs. AGND PGND and GND	±4000	\ \
	Human body model (all the others)	JS-001-2012	±2000	V
Тамв	Operating ambient temperature		-40 to +85	°C
TJ	Maximum junction temperature		+125	°C
Tstg	Storage temperature		-65 to +150	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4: Thermal data

Symbol	Parameter	Flip Chip 30 (2.25x2.59 mm)	Unit
R _{THJB} ⁽¹⁾	Junction-to-pcb board thermal resistance	50	°C/W

Notes:

(1) Standard FR4 pcb board.

4 Electrical characteristics

 $V_{\text{IN}=5}$ V, $V_{\text{BAT}=3.6}$ V, $C_{\text{LDO}=1}$ $\mu\text{F},~C_{\text{BATT}=4.7}$ $\mu\text{F},~C_{\text{IN}=10}$ $\mu\text{F},~C_{\text{SYS}=1}$ $\mu\text{F},~R_{\text{ISET}=1}$ k $\Omega,~SD=\text{low},~CEN=\text{high},~R_{\text{IPRE}}=4.7$ k $\Omega,~T_{\text{A}=25}$ °C, SW_SEL=GND or LDO, RESET_NOW=GND or LDO, WAKE-UP floating unless otherwise specified.

Table 5: Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		V _{FLOAT} set 4.2 V, I _{FAST} < 250 mA	4.55		5.4	V
V _{IN}	Operating input voltage	V _{FLOAT} set 4.45 V, I _{FAST} < 450 mA, I _{SYS} =I _{LDO} =0 mA	4.75		5.4 ⁽¹⁾	V
VINOVP	Input overvoltage protection	V _{IN} rising	5.6	6.0	6.4	٧
V _{INOVPH}	Input overvoltage protection hysteresis	V _{IN} falling		200		mV
V _{UVLO}	Undervoltage lock-out	V _{IN} falling		3.9		V
Vuvloh	Undervoltage lock-out hysteresis	V _{IN} rising		300		mV
		Charger disabled mode (CEN = low), I _{SYS} =I _{LDO} =0 A		600		μA
l _{IN}	IN supply current	Charging, VHOT < VNTC < VCOLD, including RISET current		1.4		mA
V _{FLOAT}	Battery floating voltage	IBAT=1 mA, BATSNS and BATSNSFV short to battery terminal	4.179	4.2	4.221	V
		Battery-powered mode (V _{IN} <v<sub>UVLO), I_{LDO}=0 A</v<sub>		4	8	μΑ
		Charge terminated		9	12	μΑ
I _{BAT}	BAT pin supply current	Shutdown mode (by SWIRE)		10	50	- nA
		Over-discharge mode (V _{BAT} <v<sub>ODC, V_{IN} <v<sub>UVLO)</v<sub></v<sub>		10	50	
IFAST	Fast charge current	R _{ISET} =430 Ω, constant- current mode I _{LDO+} I _{SYS} <150 mA		450	500	mA
		R_{ISET} =1 k Ω , constant-current mode		200		
I _{PRE}	Pre-charge current	R_{IPRE} =10 k Ω , constant-current mode		20		mA
V _{ISET}	I _{SET} regulated voltage			1		٧
V _{IPRE}	IPRE regulated voltage			1		٧
V _{PRE}	Pre-charge to fast charge battery voltage threshold	Charger active		3		V

STBC02

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{END} End-of-charge current		Charging in CV mode for 20 mA <i<sub>FAST</i<sub>		5		%I _{FAST}
IEND	End-of-charge current	Charging in CV mode for IFAST<20 mA	See Table 10: "IFAST and IEND"			
		V _{BAT} rising, BATSNSFV short to battery terminal	4.245	4.275	4.305	V
Vосна	Battery voltage overcharge threshold	V _{BAT} rising, BATSNSFV short to battery terminal with floating voltage adjustment enabled		V _{FLOAT} +75		mV
		V _{BAT} rising, external resistor between BATSNSFV and battery terminal		V _{FLOAT} +75		mV
Vodc	Battery voltage over- discharge threshold	V _{IN} <v<sub>UVLO, I_{LDO}=150 mA, BATSNSFV and BATSNS short to battery terminal</v<sub>	2.750	2.8	2.850	V
Vodcr	Battery voltage over- discharge release threshold	VuvLo <vin<vovp, and="" batsns="" batsnsfv="" battery="" ildo="150" ma,="" short="" td="" terminal<="" to=""><td>3.0</td><td></td><td></td><td>V</td></vin<vovp,>	3.0			V
Vwake-up	Wake-up voltage threshold	V _{BAT} >3 V rising, I _{LDO} =150 mA	VBAT			V
R _{ON-IS}	Input to SYS on- resistance			0.25	0.35	Ω
Ron-BS	Battery to SYS on- resistance			0.35	0.4	Ω
Ron-batms	BATSNS to BATMS on- resistance	Isinκ=500 μA	290		550	Ω
Ron-Loadsw1	Input to output load switch 1 resistance	V _{SW1_i=1} .8 V to 5 V SW1_OA or SW1_OB test current=50 mA	2.0		3.8	Ω
Ron-loadsw2	Input to output load switch 2 resistance	V _{SW2_I} =1.8 V to 5 V SW2_OA or SW2_OB test current=50 mA	2.0		3.4	Ω
VoL	Output low level (CHG, nRESET, RST_PENDING)	Isink=5 mA			0.4	V
V _{OH}	Output high level (RST_PENDING)	I _{OH} =5 mA (referred to LDO output)	LDO-200			mV
Гонг	High level open drain output current (CHG, nRESET)	V _{OH} =5 V			1	μΑ
V _{IL}	Logic low input level (CEN, SW_SEL, RESET_NOW)	All versions with LDO 3 V,			0.4	V
VIH	Logic high input level (CEN, SW_SEL, RESET_NOW)	3.1 V or 3.3 V	1.6			V

STBC02 Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Rup	CEN pull-up resistor		375	500	625	kΩ
V _{LDO}	LDO output voltage	I _{LDO} =1 mA	-3	V _{LDO} ⁽²⁾	+3	%
$\Delta V_{ ext{OUT-LOAD}}$	LDO static load regulation	I _{LDO} =1 mA to 150 mA		±0.002	±0.003	%/mA
Isc	LDO short-circuit current	R _{LOAD} =0 Ω	250	350		mA
ton	LDO turn-on time	0 to 95% V _{LDO} , I _{OUT} =150 mA		210		μs
Іватоср	Battery discharge overcurrent protection	V _{IN} <v<sub>UVLO (powered from BAT), it can be set by 4 SWIRE steps</v<sub>		900		mA
I _{INLIM}	Input current limitation	Vsys> Vilimscth; Vuvlo <vin (powered="" <="" from="" in)<="" td="" vinovp=""><td></td><td>1.7</td><td></td><td>Α</td></vin>		1.7		Α
VILIMSCTH	SYS voltage threshold for input current limitation short-circuit detection	Vuvlo <vin<vinovp< td=""><td></td><td>2</td><td></td><td>V</td></vin<vinovp<>		2		V
V _{SCSYS}	SYS short-circuit protection threshold	V _{IN} <v<sub>UVLO or V_{IN}>V_{INOVP} (powered from BAT)</v<sub>		V _{BAT} -0.8		V
I _{NTCB}	NTC pin bias current	V _{NTC} =0.25 V	45	50	55	μΑ
V_{HOT}	Thermal hot threshold	Increasing NTC temperature	0.234	0.246	0.258	V
V _{COLD}	Thermal cold threshold	Decreasing NTC temperature	1.28	1.355	1.43	V
T _{HYST}	Hot/cold temperature thresholds hysteresis	10 kΩ NTC, ß=3370		3		°C
T _{SD}	Thermal shutdown die temperature			155		°C
Twrn	Thermal warning die temperature			135		°C
tpw-vin	Minimum input voltage connection time to exit from shutdown mode	V _{BAT} =3.5 V, R _{NTC} =10 kΩ		240		ms
toco	Overcharge detection delay	VBAT> VOCHG, VUVLO <vin<vinovp< td=""><td></td><td>1.2</td><td></td><td>s</td></vin<vinovp<>		1.2		s
todd	over-discharge detection delay	V _{BAT} <v<sub>ODC and V_{IN}<v<sub>UVLO or V_{IN}> V_{INOVP}</v<sub></v<sub>		60		ms
t _{DOD}	Discharge overcurrent detection delay	IBAT> IBATOCP, VIN <vuvlo or="" vin=""> VINOVP</vuvlo>		10		ms
t PFD	Pre-charge to fast charge transition deglitch time	Rising		100		ms
tfpd	Fast charge to pre- charge fault deglitch time			10		ms



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{END}	End-of-charge deglitch time			100		ms
t _{PRE}	Pre-charge timeout	V _{BAT} =2 V, charging		1800		S
t fast	Fast charge timeout		14000	18000	22000	S
tcrdd	Charger restart deglitch time	After end-of-charge, V _{BAT} <3.9 V restart enabled		1200		ms
VREC	Charger restart threshold	After end-of-charge, restart enabled		3.9		٧
tntcd	Battery temperature transition deglitch time			100		ms
tpw	CEN valid input pulse width		15			ms
tpw-wa	WAKE-UP valid input pulse width		1200			ms
tDbus-ires	Internal RESET deglitch time	From V _{BUS} (V _{IN}) detection to internal RST_PENDING signal		150		ms
tDRST_P	Internal RST_P delay time	From RST_PENDING rising to RST pending GND		4000		ms
t nRESETP ⁽³⁾	- DECET	V _{IN} mode	25			
[LIINESETPIS	nRESET pulse duration	Battery mode		50		μs


Notes:


 $^{^{(1)}}$) If the internal thermal temperature of the STBC02 reaches T_{WRN} , then the programmed I_{FAST} is halved until the internal temperature drops below T_{WRN} - 10 °C typically. A warning is signaled via the CHG output.


⁽²⁾Typical voltage depends on the selected order code.


⁽³⁾ Details can be found inside smart reset section.

5 Typical performance characteristics











CH1 (blue) = VIN 800 mV/div CH2 (red) = V_{SYS} 800 mV/div CH3 (green) = V_{BAT} 800 mV/div CH4 (pink) = I_{BAT} 20 mA/div CH1 (blue) = VIN 800 mV/div CH2 (red) = V_{SYS} 800 mV/div CH3 (green) = V_{BAT} 800 mV/div CH4 (pink) = I_{BAT} 20 mA/div





Shutdown mode to battery mode transition. VIN floating




CH1 (blue) = WAKE-UP pin 800 mV/div CH2 (red) = V_{SYS} 800 mV/div CH3 (green) = V_{BAT} 800 mV/div CH1 (blue) = VIN 800 mV/div; CH2 (red) = V_{SYS} 800 mV/div CH3 (green) = V_{BAT} 800 mV/div CH4 (pink) = I_{BAT} 20 mA/div

Shutdown mode to VIN mode transition







CH1 (blue) = V_{LDO} 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = Wake-up 3 V/div

CH1 (blue) = V_{LDO} 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = Wake-up 3 V/div

Figure 13: VIN plug, charging initialization battery mode to VIN mode transition





Figure 14: Shutdown mode entry and exit



CH1 (blue) = VIN 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = I_{BAT} 20 mA/div


By SW_SEL command, battery level over V_{ODC} and below V_{ODC}


CH1 (blue) = VIN 800 mV/div

CH2 (red) = V_{SYS} 800 mV/div

CH3 (green) = V_{BAT} 800 mV/div

CH4 (pink) = SW_SEL 2 V/div





6 Functional pin description

6.1 GND, AGND

The STBC02 ground pins.

6.2 NTC

The battery temperature monitoring pin. Connect the battery NTC thermistor to this pin. The charging cycle stops when the battery temperature is outside of the safe temperature range (0 °C to 45 °C). When the charging cycle is completed, the NTC pin goes to a high impedance state, therefore the NTC thermistor can be also used, together with an external circuitry, to monitor the battery temperature while it is discharging. If the NTC thermistor is not used, a 10 k Ω resistor must be connected to ensure proper IC operations.

6.3 ISET and IPRE

Fast and pre-charge current programming pins. Connect two resistors (R_{ISET} , R_{IPRE}) to ground to set the fast and pre-charge current (I_{FAST} , I_{PRE}) according to the following equation (valid for I_{FAST} , $I_{PRE} > 5$ mA):

Equation 1:

$$I_{PRE} = \frac{V_{IPRE}}{R_{IPRE}} * K; I_{FAST} = \frac{V_{ISET}}{R_{ISET}} * K$$

Where $V_{\text{ISET}} = V_{\text{IPRE}} = 1 \text{ V}$ and K = 200. Fast charge and pre-charge currents can be independently set from 1 mA to 450 mA. End-of-charge current value is typically 5% of the fast charging current value being set.

For low charging current (I_{FAST} , $I_{PRE} < 5$ mA), the R_{ISET} and R_{IPRE} values in following table must be used.

Table 6: Charging current setting

Ifast, Ipre	RISET, RIPRE
5 mA	40.5 k
2 mA	110 k
1 mA	260 k

Both RISET and RIPRE must be always used. Short-circuit to ground or open circuit are not allowed options.

6.4 BATMS

Battery voltage measurement. BATMS pin is internally shorted to the BATSNS pin during normal conditions to monitor the battery voltage using external components (μ C and embedded ADC). The internal path from BATMS pin to the battery is opened in case any of the following conditions occur: overcurrent, battery over-discharge, shutdown mode, short-circuit on SYS or LDO. This function can be enabled / disabled by SWIRE. To minimize overall system power consumption, this function must be disabled.

6.5 BATSNS, BATSNSFV

Battery voltage sense pin. The BATSNS pin must be connected as close as possible to the battery positive terminal to ensure the maximum accuracy on the floating voltage and on the battery voltage protection thresholds. The BATSNSFV pin can be used to fix the V_{FLOAT} value by connecting a proper external series resistor (to BATSNSFV. The battery floating voltage can be set up to 4.45 V according to the following equation:

Equation 2:

$$Vfloat_{adj} = Vfloat_{def} * \left(1 + \frac{R_{float}}{1M\Omega}\right)V = 4.2 * \left(1 + \frac{R_{float}}{1M\Omega}\right)V$$

Example: to set the battery floating voltage at 4.35 V, refer to the following equation.

Equation 3:

$$R_{ext} = 1M\Omega * \left(\frac{Vfloat_{adj}}{4.2V} - 1\right) = 1M\Omega * \left(\frac{4.35V}{4.2V} - 1\right) = 35.7K\Omega$$

If the BATSNSFV pin is connected to the battery positive terminal, the floating voltage is set at its 4.2 V default value.

6.6 BAT

External battery connection pin (positive terminal). A 4.7 μ F ceramic bypass capacitor must be connected to GND.

6.7 IN

5 V input supply voltage pin. The STBC02 is powered off from this pin when a valid voltage source is detected, meaning a voltage higher than V_{UVLO} and lower than V_{INOVP} . A 10 μF ceramic bypass capacitor must be connected to GND.

6.8 **SYS**

The internal LDO input voltage and external unregulated supply pin. The maximum current deliverable through this pin depends on the following two conditions: LDO load and battery status. However, if none of the above loads sink current, the maximum SYS current budget is 450 mA, provided that the input voltage source can deliver that amount of current.

SYS voltage source can be either IN or BAT, depending on the operating conditions (refer to the following table). A ceramic bypass capacitor of 1 μ F must be connected to GND.

VIN V_{BAT} SYS status LDO status < Vuvlo $< V_{ODC}^{(1)}$ Not powered Off < Vuvlo > Vodc V_{BAT}⁽²⁾ On > < Vuvlo and < VINOVP X (don't care)(3) V_{IN} On > VINOVP Not powered Off $< V_{\text{ODC}}$ > Vodc **V**BAT (2) > VINOVP On

Table 7: SYS voltage source

Notes:

⁽¹⁾VodCR if the shutdown mode or the over-discharge protection has been previously activated.

⁽²⁾ Voltage drop over internal MOSFET is not included.

⁽³⁾ Battery disconnected (0 V) or fully discharged. Resistive short-circuit is not supported for safety reasons.

6.9 LDO

LDO output voltage pin. The regulated voltage (it can be 3 V, 3.1 V, or 3.3 V) depends on the selected STBC02 order code. The maximum current capability is anyhow 150 mA. A 1 μ F ceramic bypass capacitor must be connected to GND.

6.10 WAKE-UP

Wake-up input pin. To restore normal operations of the STBC02, so to exit from a shutdown condition, connect the WAKE-UP pin to the battery voltage. The STBC02 is enabled to operate in normal conditions again, only if the battery voltage is higher than V_{ODCR} (3 V). A deglitch delay is implemented to prevent unwanted false operations. The above-described WAKE-UP pin functionality is disabled when a valid VIN voltage source is detected. The pin has an internal 50 k Ω pull-down resistor.

6.11 CHG

Active low, open drain charging/fault flag output pin. The CHG provides status information about VIN voltage level, battery charging status and faults by toggling at different frequencies as reported in the table below.

Table 8: CHG pin state

Device state	CHG pin state	Note State
Not valid input (V _{IN} < V _{BAT} or V _{IN} > V _{INOVP} or V _{IN} < V _{INUVLO})	High Z (high by external pull-up)	
Valid input (VIN >VINUVLO, VIN < VINOVP, VBAT < VIN and CEN low)	Low	
End-of-charge (EOC)	Toggling 4.1 Hz (until USB is disconnected)	In case of synchronous alarm events, the highest toggling
Charging phase (pre and fast)	Toggling 6.2 Hz	frequency has higher priority. Example: NTC warning and EOC are concurrent events.
Overcharge fault	Toggling 8.2 Hz	NTC warning, signaled by toggling CHG at 16.2 Hz is the only signal available till the battery temperature goes back
Charging timeout (pre-charge, fast charge)	Toggling 10.2 Hz	to a safe range (0 °C to 45 °C). If an EOC condition is still present then a 4.1 Hz toggling signal is present.
Battery voltage below V _{PRE} after the fast charge starts	Toggling 12.8 Hz	
Charging thermal limitation (thermal warning)	Toggling 14.2 Hz	
Battery temperature fault (NTC warning)	Toggling 16.2 Hz	

6.12 CEN

Internal CC/CV charger block enable pin. A low logic level on this pin disables the internal CC/CV charger block. Transitioning CEN from high to low and then back to high, allows the CC/CV charger block to be restarted if it was stopped due to one of the following conditions:

- Charging timeout (pre-charge, fast charge)
- Battery voltage below V_{PRE} after the fast charge has already started
- End-of-charge

CEN has no effect if the charging cycle has been stopped by a battery overcharge condition.

If the CC/CV charger stops the charging cycle due to an out of range battery temperature, a low logic level on the CEN pin disables the CC/CV charger and resets the charging timeout timers. If CEN is set high, the CC/CV charger restarts normal operations, assuming that no fault condition is detected. CEN is internally pulled up to LDO via a 500 k Ω resistor and must be either left floating or tied to LDO when the STBC02 is powered for the first time. Should the auto-recharge function be enabled, the CC/CV charger restarts automatically charging the battery if VBAT goes below 3.9 V; a deglitch time delay has been added to prevent unwanted charging cycle restarts.

6.13 RESET_NOW (RESET_CLEAR), nRESET, RST_PENDING

The device features reset/watchdog circuits meant to be used in conjunction with the external application processor or with other embedded devices; it provides a reset signal or a watchdog expiration information. The reset signal and the watchdog timer expiration have no impact on the STBC02 operations.

6.13.1 Smart reset section control pins

The smart reset circuit is active only when a valid V_{IN} is present ($V_{\text{UVLO}} < V_{\text{IN}} < V_{\text{INOVP}}$). The STBC02 features a 150 ms deglitch time, starting from the valid V_{IN} detection, and it is meant to avoid false triggering due to signal bounces. After V_{IN} is considered to be valid and the deglitch time has expired, the RST_PENDING signal goes to a high logic level. An nRESET signal is generated automatically after a 4000 ms delay, starting from the end of the deglitch time, or anytime earlier if a RESET_NOW signal is applied. This is a sole event and no other nRESET signal is generated as long as V_{IN} is disconnected and reconnected again. The RST_PENDING signal remains at a high logic level until when one of the two prior conditions is met. For more details refer to the following timing diagram.




Figure 19: Smart reset timing diagram

The nRESET pull-up resistor must be connected to LDO pin or to a higher voltage.

If not used, it is recommended both the nRESET and the RESET_NOW pins are pulled down via a 100 $k\Omega$ resistor connected to GND.

6.13.2 Watchdog section control pins

The watchdog functionality can be enabled or disabled by using SWIRE commands (#27 enabled, #26 disabled).

If enabled by asserting the SWIRE command, the RESET_CLEAR function, implemented using the RESET_NOW pin, allows the nRESET pulses to be skipped when in a high logic level state.

It is recommended a proper RESET_CLEAR signal is applied at least 100 µs before the next scheduled nReset transition to a low level (it occurs every 4000 ms).

Should the watchdog function be enabled at least after having detected a valid VIN plus a delay of 150 ms, an nRESET signal transitioning to a low level occurs after 4000 ms starting from the RST_PENDING transitioning to a high level. To skip this nRESET pulse, a high level RESET_CLEAR signal must be generated prior to (at least 100 μ s) the expiration of the 4000 ms counter triggered by the RST_PENDING transitioning to a high level.

The watchdog function can be disabled anytime through an SWIRE command (#26) and if so, the relevant circuit block goes back to the smart reset functionality default state. For more details refer to the following timing diagram.

The watchdog function works when the STBC02 is in battery mode too.




Figure 20: Watchdog timing diagram

6.14 SW1_OA, SW1_OB, SW1_I, SW2_OA, SW2_OB, SW2_I

SPDT load switches pins. Both of SPDT load switches are controlled by an internal register, using the SWIRE interface. Each SPDT features a typical $R_{DS(on)}$ of 3 Ω . SPDT load switches can be paralleled to reduce the series resistor as well as to increase the allowable flowing current.



6.15 SW_SEL

SW_SEL, serial SWIRE input pin. It is internally pulled down with a 500 k Ω resistor. In idle state the SW_SEL pin must be held to ground. See table below for details.

Table 9: SWIRE programming

Table 9: SWIRE programming						
SW_SEL pulse number	Function	Status	Note			
Dower on	SW1_OA, SW2_OA	ON (default)	SW1_I is connected with SW1_OA and SW2_I is connected with SW2_OA			
Power-on	SW1_OB, SW2_OB	OFF (default)	SW1_OB and SW2_OB are in high impedance (Hi-Z)			
1	0)4/4 0 4	to OFF				
2	SW1_OA	to ON				
3	CIMIA OD	to OFF				
4	SW1_OB	to ON				
5	CIMO OA	to OFF				
6	SW2_OA	to ON				
7	CIMO OD	to OFF				
8	SW2_OB	to ON				
9	BATMS	BATMS OFF	Battery monitor switch (default value)			
10	BATIVIS	BATMS ON	It increases battery leakage due to external resistor divider R _{DIV1} , R _{DIV2}			
11		I _{END} OFF	It disables EOC (end-of-charge signal). Charger continues working even if I _{END} is reached			
12	lend	I _{END} 5% I _{FAST} (default)	I _{END} stops the charger phase (default)			
13		I _{END} 2.5% I _{FAST}	I _{END} stops the charger phase			
14		900 mA	Overcurrent protection (battery discharge). Default value			
15	IBAT OCP	450 mA				
16		250 mA				
17		100 mA				
18		OFF	Default value			
19	V _{FLOAT} adjustment	+50 mV	V _{FLOAT} increases 50 mV (whatever the programmed value is)			
20		+100 mV	V _{FLOAT} increases 100 mV (whatever the programmed value is)			
21		+150 mV	V _{FLOAT} increases 150 mV (whatever the programmed value is)			
22		+200 mV	V _{FLOAT} increases 200 mV (whatever the programmed value is)			

SW_SEL pulse number	Function	Status	Note
23	Shipping mode	ON	Forces the device in shutdown (low power mode)
24		OFF	Default value
25	Auto-recharge	ON	Charger restart. After end-of-charge if battery voltage crosses V _{REC} and t _{CRDD} expires, another charging cycle starts automatically
26		OFF	Smart reset (default)
27	Watchdog	ON	Watchdog enabled. RESET_NOW becomes RESET_CLEAR which allows recurring nRESET pulses to be skipped
28	l and l	OFF	I _{PRE} and I _{FAST} current as programmed by R _{PRE} and R _{SET} resistors (default)
IFAST and IPRE always 50%	ON	Forces IFAST and IPRE currents to be 50% of the initial programmed value. In case of thermal warning, the internal logic temporarily forces this bit "ON"	

Figure 21: Single wire programming (SW SEL INPUT)

