

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China








### STBCFG01



# Switch mode single cell Li+ battery charger with OTG boost, voltage mode fuel gauge and LDO

Datasheet - production data



#### **Features**

- High efficiency switching battery charger
  - 2 MHz or 3 MHz switching frequency
  - 1.2 A max. charging current
  - 20 V tolerant input with OVP
  - Programmable input current limitation and dynamic input current limit
  - Battery overvoltage protection
  - Auto-recharge
  - Integrated current sensing resistor
  - USB compatible
- Voltage mode fuel gauge
  - External sensing resistor is not needed
  - Battery swap detection through ID resistor
  - Low battery voltage and low SOC programmable alarms
- 50 mA LDO for system boot in dead battery condition
- USB OTG V<sub>BUS</sub> generation (500 mA)
  - USB overvoltage protection
  - Programmable battery overcurrent protection
- Automatic 60 mA input pre-bias
- I<sup>2</sup>C compatible control interface

- Interrupt output pin
- Flip Chip package, 25 bumps (2.3 x 2.2 mm)

#### **Applications**

- Mobile phones
- Smart phones

#### **Description**

The STBCFG01 is a switching battery charger integrating the necessary functions to charge single cell Li-Ion batteries, monitor the battery charge and generate 5 V to supply USB OTG bus powered devices.

The IC also integrates the LDO regulator to support system boot in dead battery conditions.

The battery charger features a smart input current limit: the maximum input current can be selected through I<sup>2</sup>C and if the input voltage drops below a programmable threshold, the input current is reduced even if the selected maximum current limit has not been reached yet. The dynamic input current limit can be disabled.

An automatic input pre-bias load makes the device suitable for applications using voltage sources with a minimum external load for the right regulation.

The STBCFG01 also integrates a voltage mode fuel gauge to provide the state of charge evaluation without the current sensing resistor.

### Contents

1	Applica	tion sche	matic	5
2			1	
		•	<b></b>	
_			teristics	
1 2 3 4 5	Operation		ption	
	5.1	Battery c	harger	15
		5.1.1	Input current limit	
		5.1.2	Dynamic input current limit (DICL)	
		5.1.3	Automatic recharge	
		5.1.4	Battery detection	
		5.1.5	Battery overvoltage protection	18
	5.2	OTG boo	ost	18
	5.3	LDO reg	ulatorulator	19
	5.4	Pre-bias		19
	5.5	Fuel gau	geg	20
		5.5.1	Operating mode	20
		5.5.2	Battery connection	20
		5.5.3	Low battery alarm	20
		5.5.4	Battery swap	21
	5.6	Thermal	shutdown	21
	5.7	Shutdow	n mode	22
	5.8	Watchdo	g	22
	5.9	Alarms		22
6	I <sup>2</sup> C com	patible in	terface registers	23
	6.1	Fuel gau	ge registers	24
	6.2	Charger/	OTG/LDO registers	26
7	Package	e informa	tion	33
	7.1		25 (2.3x2.2 mm) option H package information	
8	Orderin		ıtion	
9		n history		36

STBCFG01 List of tables

### List of tables

Table 1: Typical bill of material (BOM)	5
Table 2: Pin description	
Table 3: Absolute maximum ratings	
Table 4: Thermal data	
Table 5: Electrical characteristics	9
Table 6: Register map	
Table 7: Fuel gauge mode register (address: 00h)	
Table 8: FG_CTRL register (address: 01h)	24
Table 9: SOC register LSB (register address: 02h)	25
Table 10: SOC register MSB (register address: 03h)	25
Table 11: VBAT register LSB (register address: 08h)	
Table 12: VBAT register MSB (register address: 09h)	
Table 13: OCV register LSB (register address: 0Dh)	
Table 14: OCV register MSB (register address: 0Eh)	
Table 15: VM_CNF register LSB (register address: 11h)	
Table 16: ALARM_SOC register (address: 13h)	
Table 17: ALARM_Voltage register (address: 14h)	
Table 18: CHG_Cfg1 register	26
Table 19: CHG_Cfg2 register (address: 91h)	
Table 20: CHG_Cfg3 register (address: 92h)	
Table 21: CHG_Cfg4 register format (register address: 93h)	
Table 22: CHG_Cfg5_OTG_Status register format (register address: 94h)	
Table 23: CHG_Status1 register format (register address: 95h)	
Table 24: CHG_Status2 register format (register address: 96h)	
Table 25: Int_Enable_1 register format (register address: 97h)	
Table 26: Int_Enable_2 register format (register address: 98h)	
Table 27: Int_Latch_1 register format (register address: 99h)	
Table 28: Int_Latch_2 register format (register address: 9Ah)	
Table 29: Flip Chip 25 (2.3 x 2.2 mm) option H package mechanical data	
Table 30: Ordering information	
Table 31: Document revision history	36



List of figures STBCFG01

## List of figures

Figure 1: STBCFG01 application schematic	5
Figure 2: Pin connections (top view)	
Figure 3: Simplified charger architecture	
Figure 4: CC/CV charging cycle	
Figure 5: DICL activation	
Figure 6: DICL enable strategy	
Figure 7: Battery charger flowchart	
Figure 8: Pre-bias enable strategy	
Figure 9: Battery swap detection	
Figure 10: Flip Chip 25 (2.3x 2.2 mm) option H package outline	
Figure 11: Flip Chip 25 (2.3 x2.2 mm) option H recommended footprint	

### 1 Application schematic

→ SCL → SDA → IRQn SHDN ← CENn ← DCIN DGND DIGITAL CONTROL LDO AGND  $\prod_{1 \vee 8}$ ANALOG & VR PGND VCELL+ CHARGER OTG C6 0603 FUEL GAUGE VCELL-RSNSP RSNSN

Figure 1: STBCFG01 application schematic

Table 1: Typical bill of material (BOM)

Component name	Size	Value	Supplier	Part number
C1	0603	10 μF, 16 V	MURATA	GRM188R61C106MA73D
C2	0603	4.7 μF, 25 V	TDK	C1608X5R1E475K080AC
C3	0402	1 μF, 16 V	MURATA	GRM155R61C105KA12D
C4	0603	4.7 μF, 25 V	TDK	C1608X5R1E475K080AC
C5	0603	1 μF, 16 V	MURATA	GRM185R61C105KE44
C6	0603	10 μF, 16 V	MURATA	GRM188R61C106MA73D
C7	0603	100 nF, 25 V	MURATA	GRM188R71H104KA93
C8	0603	1 μF, 16 V	MURATA	GRM185R61C105KE44
C9	0603	1 μF, 16 V	MURATA	GRM185R61C105KE44
L1	2.5 x 2.2 mm	1 μH, 2.2 A	TDK	VLS252012ET-1R0N

Pin configuration STBCFG01

### 2 Pin configuration

Figure 2: Pin connections (top view)




Table 2: Pin description

Symbol	Symbol Ball Pin function Description							
Symbol	Dali	Pin lunction	Description					
PMID	A1, B1	Power I/O	Reverse blocking MOSFET to high-side connection node					
DCIN	A2, A3	Power I/O	Input supply voltage/OTG output					
AGND	A4	Analog ground	Analog ground					
VCELL-	A5	Analog input	Battery pack negative terminal sense input					
CENn	B2	Digital input	Charger enable, active low. Internal 200 $k\Omega$ pull-down to GND					
SHDN	В3	Digital input	Shutdown input, active high. Internal 200 $k\Omega$ pull-down to GND					
RID	B4	Analog input	Battery identification resistor connection (for battery detection). An external bias has to be applied					
VCELL+	B5	Analog input	Battery pack positive terminal sense input					
LX	C1, D1	Power I/O	Switch mode, inductor connection					
IRQn	C2	Digital input	Open drain interrupt output, active low					
DGND	C3	Digital ground	Digital ground					
1V8	C4	Analog out	1.8 V internal regulator bypass pin. Bypass this pin to GND with a capacitor of 220 nF. Do not connect any load					
VREF	C5	Analog out	Reference voltage bypass pin. Do not connect any load					
LDO	D2	Analog out	4.85 V LDO output					
SDA	D3	Digital I/O	I <sup>2</sup> C data pin to the baseband, I <sup>2</sup> C master peripheral					
SCL	D4	Digital input	I <sup>2</sup> C clock pin to the baseband, I <sup>2</sup> C master peripheral					
R_SNS_N	D5, E5	Power I/O	Internal sense resistor, negative terminal					

STBCFG01 Pin configuration

Symbol	Ball	Pin function	Description
PGND	E1, E2	Power ground	Power ground
R_SNS_P	E3, E4	Power I/O	Internal sense resistor, positive terminal

Maximum ratings STBCFG01

### 3 Maximum ratings

**Table 3: Absolute maximum ratings** 

Symbol	Parameter	Value	Unit
V <sub>DCIN</sub> , V <sub>PMID</sub>	Charger input voltage	-1.5 to +20	V
V <sub>LX</sub>	Switch mode voltage	-0.3 to +8	V
VCELL+, R_SNS_N, R_SNS_P	Battery pin	-0.3 to +6	V
VVREF, VV1V8, VCENN, VSHDN	Low voltage pins	-0.3 to +2.1	٧
V <sub>AMR</sub>	All other input voltage pins	-0.3 to +5.5	٧
ESD	Human body model	±2000	٧
E9D	Charged device model	±250	٧
Тамв	Operating ambient temperature	-30 to +85	°C
TJ	Maximum junction temperature	+125	°C
Tstg	Storage temperature	-65 to +150	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4: Thermal data

Symbol	Parameter	Value	Unit
R <sub>th(JC)</sub>	Thermal resistance junction-case	TBD	°C/W
R <sub>th(JA)</sub>	Thermal resistance junction-ambient	TBD	°C/W

### 4 Electrical characteristics

 $T_J = -30$  °C to +85 °C,  $V_{BAT} = 3.6$  V,  $V_{DCIN} = 5$  V unless otherwise specified.

**Table 5: Electrical characteristics** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
General ii	nformation					
VIN	DCIN input voltage range		3.78		5.95	٧
fsw	Switching frequency	FSW bit = 0		2		MHz
isw	Switching frequency	FSW bit = 1		3		IVII IZ
T <sub>SD</sub>	Thermal shutdown threshold			165		°C
	Hysteresis			20		
trsd	Thermal shutdown deglitch time			50		μs
Battery cl	narger					
		Charger enabled, switching, VBUS_CON = 5 V		14		mA
I <sub>IN</sub>	Current consumption from DCIN	Shutdown, LDO disabled		290	400	μΑ
		Shutdown, LDO enabled		500	800	μΑ
I <sub>BAT</sub>	Current consumption	On battery power VBUS_CON = 0 V GG_RUN = 0		10	25	μΑ
IBAI	from BAT(including fuel gauge)	On battery power VBUS_CON = 0 V GG_RUN = 1		32	100	μΑ
M	DCIN overvoltage	V <sub>DCIN</sub> rising	6.05	6.3	6.62	V
$V_{INOVP}$	protection	V <sub>DCIN</sub> falling	5.95	6.2	6.51	V
	Pre-bias overvoltage	V <sub>DCIN</sub> rising		7.0		V
VINOVP PB	protection	V <sub>DCIN</sub> falling		6.9		V
· I	Pre-bias OVP accuracy		-5		+5	%
	DCIN undervoltage	V <sub>DCIN</sub> rising		3.6		V
$V_{INUVLO}$	lockout	V <sub>DCIN</sub> falling		3.5		v
	DCIN UVLO accuracy		-5		+5	%
I <sub>PREB</sub>	Pre-bias current			60		mA
tрвD	Pre-bias current enable deglitch time	V <sub>DCIN</sub> rising over V <sub>INOVP</sub> but below V <sub>INOVP_PB</sub>		5		ms
tноо	Hold-off time	Valid DCIN connection to charging start		200		ms

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vasd	Automatic shutdown	Vasd = Vdcin-Vbat, Vdcin rising		130		mV
VASD	threshold	$V_{ASD} = V_{DCIN} - V_{BAT},$ $V_{DCIN}$ falling	0	36		mV
tasd	Automatic shutdown threshold deglitch time			50		μs
				90		
I	D <sub>CIN</sub> current limit	I <sub>LIM</sub> configurable by I <sup>2</sup> C		476		mA
I <sub>INLIM</sub>	DCIN Current minit	ILIM Cornigurable by I-C		760		IIIA
				1140		
VDICL	Dynamic input current limit threshold	DICL configurable by I <sup>2</sup> C (4.0 V, 4.25 V, 4.5 V, 4.75 V)	4.0		4.75	٧
	DICL accuracy		-3		+3	%
tdicl	DICL activation deglitch time			100		ms
	CV regulation voltage	V <sub>BUS_CON</sub> = 5 V	3.52		4.78	V
VFLOAT	CV regulation voltage accuracy	VBUS_CON = 5 V	-1		+1	%
V <sub>FLD</sub>	CC to CV threshold deglitch time			170		ms
VRCHG	Auto-recharge threshold voltage	ARCHG bit = 1		V <sub>FLOAT</sub> -0.12		<b>V</b>
VRCHG	Auto-recharge threshold accuracy	ARCHG bit = 1	-17		+17	%
trchg	Auto-recharge threshold deglitch time	ARCHG bit = 1		170		ms
VBATOVP	Battery overvoltage protection	This is got by increasing the battery voltage until BATOVP status register turns on		V <sub>FLOAT</sub> +0.1		V
	Battery OVP accuracy		-10		+10	%
tBOVP	Battery OVP deglitch time			170		ms
	Trickle charge current	V <sub>BAT</sub> <v<sub>TRK</v<sub>		45		mA
I <sub>TRK</sub>	Trickle charge current accuracy		-20		+20	%
	Pre-charge current	VTRK< VBAT <vpre< td=""><td></td><td>450</td><td></td><td>mA</td></vpre<>		450		mA
I <sub>PRE</sub>	Pre-charge current accuracy		-10		+10	%
I <sub>FAST</sub>	Fast charge current	V <sub>BAT</sub> > V <sub>PRE</sub>	550		1250	mA

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	Fast charge current accuracy		-10		10	%
	Termination current		50		300	mA
ITERM	Termination current accuracy		-30		30	%
tтекм	Charge termination deglitch time			170		ms
V <sub>TRK</sub>	Trickle charge to pre- charge battery voltage threshold			2		V
	VTRK accuracy		-5		+5	%
tтро	Trickle charge to pre- charge threshold deglitch time			100		ms
V <sub>PRE</sub>	Pre-charge to fast charge battery voltage threshold			3		V
	V <sub>PRE</sub> accuracy		-5		+5	%
t <sub>PFD</sub>	Pre-charge to fast charge threshold deglitch time			170		ms
V <sub>DETH</sub>	Battery detection high threshold			3		V
V <sub>DETL</sub>	Battery detection low threshold			2		V
IDETSNK	Sink detection current			-5		mA
tdetsrc	Current source detection time			340		ms
<b>t</b> DETSNK	Current sink detection time			200		ms
Ron_ні	High-side MOSFET on- resistance (including reverse blocking MOFET)			300		mΩ
Ron_Low	Low-side MOSFET on- resistance			125		mΩ
Rsns	Internal sensing resistor			35	68	mΩ
tmaxpre	Maximum pre-charge time	Including trickle charge		45		min.
tmaxchg	Maximum fast charge time	Including taper charge		360		min.
OTG boos	st regulator					
I <sub>BQ</sub>	Boost quiescent current	V <sub>BAT</sub> = 3.7 V, no load		4		mA

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>BUS</sub>	Output voltage at VBUS_CON		4.75	5	5.25	٧
Ivbus	Output current capability	V <sub>BUS</sub> ≥ 4.75 V	500			mA
V <sub>BATUVLO</sub>	Battery undervoltage lockout	Falling edge		3		V
	Accuracy		-5		+5	%
V <sub>BUSOVP</sub>	Output overvoltage protection			6		V
	Accuracy		-5		+5	%
tvbusovp	V <sub>BUSOVP</sub> deglitch time			30		ms
IBATLIM	Battery average current limitation		350		950	mA
	Accuracy		-10		+10	%
I <sub>LMAX</sub>	Cycle-by-cycle limitation			1.2		Α
Z <sub>0</sub>	Output impedance in OFF mode		100			kΩ
LDO outp	ut					
VLDO -	LDO output voltage	ILDO = 50 mA, VDCIN-		4.85		V
	Accuracy	V <sub>LDO</sub> >300 mV	-4		+4	%
I <sub>LDO</sub>	LDO output current	V <sub>DCIN</sub> - V <sub>LDO</sub> > 300 mV	50			mA
Isc	LDO short-circuit current	V <sub>LDO</sub> ≤ 4 V		75		mA
	Accuracy		-27		+27	%
V <sub>DO</sub>	LDO dropout voltage	I <sub>LDO</sub> = 50 mA		150	300	mV
	LDO input	V <sub>DCIN</sub> rising		3.6		V
VINMIN	undervoltage lockout	V <sub>DCIN</sub> falling		3.5		V
	V <sub>INMIN</sub> accuracy		-5		+5	%
	LDO input	V <sub>DCIN</sub> rising		6.3		V
$V_{\text{INMAX}}$	overvoltage lockout	V <sub>DCIN</sub> falling		6.2		
IVBUS  VBATUVLO  VBUSOVP  IVBUSOVP  IBATLIM  ILMAX  Z0  LDO outp  VLDO  ILDO  ISC  VDO  VINMIN  VINMAX  Fuel gaug  IFGQ  UVLO	VINMAX accuracy		-5		+5	%
Fuel gaug	je					
	Fuel gauge quiescent	GG_RUN = 1		25		
IFGQ	current	GG_RUN = 0		2	+5 +5 950 +10 +4 +27 300 +5	μΑ
UVLO	Fuel gauge undervoltage lockout	Rising edge	2.0	2.6	2.7	V
	Hysteresis			100		mV
fosc	Internal time base frequency			512		kHz
	Time base accuracy			1		%

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>STR</sub> B	ADC conversion strobe			4		s
tswap	Battery swap deglitch time			1		s
VBATERR	V <sub>BAT</sub> measurement error		-0.5		+0.5	%
VBATRES	VBAT measurement resolution	OCV reading		2.69		mV
VBATRNG	VBAT measurement range		2.5		5.5	V
V	RID threshold		1.2	1.25	1.3	V
V <sub>RIDTH</sub>	Hysteresis			0.130		V
I <sup>2</sup> C compa	atible interface					
V <sub>IH</sub>	High level input voltage		1.3			V
VIL	Low level input voltage				0.6	V
VoL	Low level output voltage at 10 mA sink current for open drain I/O				0.3	V
C <sub>IO</sub>	I/O pin capacitance				10	pF
fscL	SCL clock frequency				400	kHz
tLOW	Minimum clock low period		1.3			μs
tнідн	Minimum clock high period		600			ns
t <sub>F</sub>	SDA and SCL fall time				300	ns
thold_sta	Start condition hold time		600			ns
t <sub>SU_STA</sub>	Start condition set-up time		600			ns
tsu_dat	Data set-up time		100			ns
thold_dat	Data hold time		0			μs
tsu_sto	Stop condition set-up time		600			ns
tBUF	Minimum delay between operations		1.3			μs
Digital int	erface					
V <sub>IH</sub>	Input high threshold		1.3			V
VIL	Input low threshold				0.6	V
Vol	Output low threshold				0.3	V

#### **Electrical characteristics**

#### STBCFG01

Symbol	Parameter	ameter Test conditions		Тур.	Max.	Unit
I <sub>IN_IO</sub>	I/O pin input current		-10		+10	μΑ



Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.

### 5 Operation description

#### 5.1 Battery charger

The STBCFG01 integrates a high efficiency battery charger of 1.2 A implementing the CC/CV charging algorithm for single cell Li-lon battery powered applications. The switching frequency can be either 2 MHz or 3 MHz, according to platform noise requirements, and the inductor value is 1  $\mu$ H. The charging current sensing resistor is integrated.




Figure 3: Simplified charger architecture

When the battery is deeply discharged (VCELL+ < V<sub>TRK</sub>, V<sub>TRK</sub> = 2 V) the device is in trickle charge mode and charges the battery in linear mode with a low current (I<sub>TRK</sub> = 45 mA) up to the trickle charge threshold.

As soon as the battery voltage enters the pre-charge range ( $V_{TRK} < V_{CELL} + < V_{PRE}$ ,  $V_{PRE} = 3$  V) the device starts the switch mode charging and increases the charging current up to the pre-charge current level ( $I_{PRE}$ ) to make the system voltage rise quickly up to a level which allows the system to wake up.

The typical value for the pre-charge current is 450 mA but this value can be decreased to 100 mA through the I<sup>2</sup>C compatible interface.

A 45 minute (typ.) safety timer is active during both trickle charge and pre-charge.

When the battery voltage is above the pre-charge threshold, the STBCFG01 enters fast charge mode and increases the charging current up to IFAST value. The fast charge current can be programmed through the  $I^2C$  compatible interface between 550 mA and 1.2 A in 100 mA steps.

A soft-start function makes the battery current increase smoothly when the charging current changes.

The constant voltage mode enters when the battery voltage reaches the programmable floating voltage threshold (V<sub>FLOAT</sub>, 3.60 V to 4.70 V in 20 mV steps).

In constant voltage mode, the charging current tapers down the termination current threshold and then the charging process stops. The termination current is programmable from 50 mA to 300 mA in 25 mA steps.

A 360 minute (typ.) safety timer is active when the fast charge starts.

The charger can be disabled pulling high the charger enable input (CENn) and is automatically stopped in automatic shutdown conditions (ASD, V<sub>DCIN</sub> - V<sub>BAT</sub> < V<sub>ASD</sub>).




Figure 4: CC/CV charging cycle


#### 5.1.1 Input current limit

The STBCFG01 implements a programmable input current limitation to prevent the battery charger from exceeding DCIN voltage source current capability. The current limit can be programmed through I<sup>2</sup>C to the following maximum values: 100 mA, 500 mA, 800 mA, 1.2 A. A "no limit" option is also available.

#### 5.1.2 Dynamic input current limit (DICL)

Independently from the chosen input current limit, a dynamic input current limit loop can also be enabled through the  $I^2C$  compatible interface (DICL\_en bit). When DICL is active, an analog loop limits the input current when the input voltage drops to a programmable threshold ( $V_{DICL} = 4.0 \text{ V}$  to 4.75 V in 250 mV steps).

Figure 5: DICL activation



When a valid input source is connected to DCIN, DICL is enabled only if the input voltage is higher than  $V_{\text{DICL}}$  for a deglitch time ( $t_{\text{DICL}} = 100 \text{ ms}$ ). The user can check the enabling status of DICL function reading DICL status bit. Once DICL is enabled it can be disabled through DICL en bit.

Programmed I<sub>INLIM</sub> is higher than the actual input source current capability
DICL is activated when the input voltage drops to V<sub>DICL</sub>

Figure 6: DICL enable strategy

#### 5.1.3 Automatic recharge

When the charging cycle is over, the device keeps monitoring the battery voltage: if the voltage drops below the auto-recharge threshold ( $V_{RCHG} = V_{FLOAT} - 120 \text{ mV}$ ), a new charging cycle starts to keep the battery at maximum capacity. The automatic recharge function can be disabled through  $I^2C$ .

#### 5.1.4 Battery detection

The battery charger IC features a battery detection function to check if a battery is inserted before starting the charging cycle and to make sure that charging termination is not triggered because of a battery disconnection. If the battery is not detected when the input voltage is valid, the device keeps running the detection sequence until a battery is inserted. The battery detection result is reported by DET\_ok bit. If the battery detection function or RID comparator detects a battery disconnection, BAT\_Fail interrupt is generated. See the battery detection algorithm flowchart for more details.




Figure 7: Battery charger flowchart

#### 5.1.5 Battery overvoltage protection

If the battery voltage exceeds the battery overvoltage protection threshold ( $V_{BATOVP} = V_{FLOAT} + 100 \text{ mV}$ ) for more than  $t_{BOVP}$ , the charging cycle stops and an alarm is generated. The battery overvoltage protection is active only when the charger is enabled. The charger automatically restarts when the battery voltage falls below the battery overvoltage protection threshold.

#### 5.2 OTG boost

The STBCFG01's internal bridge can be used in boost configuration to generate USB OTG V<sub>BUS</sub> voltage (5 V, 500 mA).

OTG boost generator can be enabled setting the dedicated I<sup>2</sup>C enable bit (OTG\_en) according to the following conditions:

- VDCIN < VINUVLO</li>
- CENn = high
- VCELL+ > VBATUVLO

OTG boost operation is automatically stopped if the battery voltage falls below VBATUVLO or if CENn is pulled low during operation.

77/

The device also features an output overvoltage protection which turns off OTG boost if the output voltage rises above  $V_{\text{BUSOVP}}$ . If the overvoltage lasts for more than  $t_{\text{VBUSOVP}}$ , OTG boost is disabled and an alarm is generated.

Together with the standard cycle-by-cycle current limit for the inductor peak current, the STBCFG01 also implements an average battery current limitation to avoid excessive battery voltage drop during peaks in system current consumption. When the average boost input current reaches the programmed limit (IBATLIM = 350 mA, 450 mA, 550 mA, 950 mA), OTG boost is disabled and an alarm is generated.

#### 5.3 LDO regulator

The STBCFG01 integrates a 4.85 V, 50 mA LDO regulator which is active when DCIN voltage is higher than  $V_{\text{INMIN}}$  and lower then  $V_{\text{INMAX}}$ . LDO is also active when the battery is not connected and in OTG mode, while it is turned off in automatic shutdown conditions ( $V_{\text{DCIN}}$  -  $V_{\text{CELL}}$  + <  $V_{\text{ASD}}$ ). LDO function can be disabled through I²C and its output is protected against short-circuit.

#### 5.4 Pre-bias

In order to allow proper functionality with input sources not integrating the necessary minimum load to provide a valid voltage, the STBCFG01 integrates an automatic pre-bias circuit: if the input voltage ( $V_{DCIN}$ ) is above the input OVP threshold but lower than the pre-bias OVP threshold ( $V_{INOVP} < V_{DCIN} < V_{INOVP\_PB}$ ) a pre-bias current is applied to DCIN to attempt reducing the input voltage down to a valid level. During the charging cycle, if the pre-bias current has been activated, it is kept on only during trickle charge and taper charge. The pre-bias current is also turned off in automatic shutdown conditions (ASD).

The pre-bias current is active only if the input voltage is in the activation range for at least t<sub>PBD</sub> (5 ms typ.). The pre-bias function can be disabled through I<sup>2</sup>C.




Figure 8: Pre-bias enable strategy

#### 5.5 Fuel gauge

The voltage mode fuel gauge provides the accurate information about the state of the Lithium-Ion battery. Battery voltage is constantly monitored to evaluate the state of charge of battery and open circuit voltage.

At power-up, the fuel gauge algorithm uses the voltage reading to provide a first evaluation of SOC based on battery modeling data. The evolution of voltage is then used to track the changes of SOC of battery while cycling. The external software driver performs the temperature compensation.

Initial accuracy depends on the state of the battery. When the fuel gauge is active the battery is supposed to be in fully relaxed state. If the battery is not fully relaxed the initial error in the evaluation of the state of charge is high but converges to lower values while the battery is being used.

The fuel gauge block can be adapted to different batteries. Programmable parameters are used to tailor the algorithm to each battery model.

In order to keep the optimal performance and avoid losing information learned during battery cycling, the user is supposed to save data contained in the device's volatile memory when power is removed. The same data has to be restored at power-up.

The STBCFG01 also provides programmable alarms to notify low battery voltage and low SOC conditions.

#### 5.5.1 Operating mode

At start-up and when the battery voltage is below UVLO threshold, the fuel gauge is in standby mode. This block is active when the battery voltage is above UVLO and GG\_RUN bit has been set through I<sup>2</sup>C. When the fuel gauge is in standby mode, all register values are frozen and the algorithm does not run. In active mode, a voltage reading is acquired every 4 seconds (tstrb).

#### 5.5.2 Battery connection

When a battery is connected, the device wakes up and attempts reading the battery voltage before high current loads can change the open circuit voltage. The charging process is inhibited until the battery voltage reading is completed. If the battery voltage is too low, the charger is not inhibited to allow the battery to be charged up to a stable voltage and avoid oscillations.

#### 5.5.3 Low battery alarm

The voltage mode fuel gauge provides low SOC and low battery voltage alarms, which are notified to the host through the active low open drain interrupt register (IRQn). Both of alarms can be disabled clearing ALRM\_en bit in FG\_Mode register.

Low battery voltage threshold and low SOC threshold can be changed writing ALARM\_Voltage and ALARM\_SOC registers. The default thresholds are 3.00 V battery voltage and 1% SOC.

When a low battery voltage condition or a low SOC condition is detected and alarms are enabled, the corresponding bit in FG\_CTRL register is set (ALRM\_VBAT or ALRM\_SOC) and IRQn output is pulled low.

ALRM\_VBAT and ALRM\_SOC bits have to be cleared by the host to release the interrupt pin (if no other interrupt is active in the device).

If the alarm is cleared while the alarm condition is still true, the device does not generate another interrupt: the alarm condition has to disappear and be detected again in order to generate another interrupt.

At power-up or when the fuel gauge is reset, fuel gauge alarms are enabled and alarms are generated after the first OCV reading and SOC estimation (if the alarm condition is true).

#### 5.5.4 Battery swap

When the battery is removed from the system, the fuel gauge is reset to avoid providing wrong battery information if a different battery is inserted.

In order to detect battery disconnection, the STBCFG01 monitors both the battery voltage (VCELL+) and the voltage on RID pin connected to the battery identification resistor.

All volatile memory information is always lost when the battery voltage falls below POR threshold.




Figure 9: Battery swap detection

#### 5.6 Thermal shutdown

In any working condition, if the die temperature reaches the thermal shutdown threshold ( $T_{SD} = 165$  °C typ.) the device enters shutdown mode: the bridge and LDO output turn off. The fuel gauge keeps working normally. The operation is automatically restored when the temperature falls back into the valid range. Safety timers are reset when a thermal shutdown is triggered.

#### 5.7 Shutdown mode

When SHDN pin is tied high the device enters shutdown mode. In this mode, the switching converter turns off and it cannot be used neither in charging mode nor OTG boost mode. LDO and fuel gauge functionality are not affected by SHDN pin.

#### 5.8 Watchdog

A watchdog timer function can be enabled to reset the programmable register values to power-on reset values if no I<sup>2</sup>C acknowledgments are generated for more than 45 seconds. This function is normally disabled.

#### 5.9 Alarms

The STBCFG01 provides an open drain active low interrupt output (IRQn) to notify the application processor about abnormal operating conditions or generic events. The following register types check the status of alarms and control the device:

- Interrupt enable
- Interrupt latch

The interrupt enable registers enable the propagation of alarms to the interrupt pin (IRQn). The interrupt is generated (IRQn pulled low) on a rising edge of the interrupt latch bits (assuming that the corresponding enable bit has been set).

The interrupt latch registers show the alarm conditions, which generate the interrupt. Although the alarm condition is no longer active, once each latch register bit is set, it stays high until the register is updated. Interrupt latch registers are updated by writing 0 to their bits: if the alarm condition is still active the bit is kept to 1 (new interrupt is not generated); if the alarm condition is no more active the bit is cleared. This update method assures that no further rising edge on the latch bit is generated for alarms which have already been signaled before the update operation. In order to release IRQn line after an interrupt generated by the charger/OTG, the host processor has to write 0 to IRQ\_CLR bit in CHG\_Cfg2 register and then back 1. The fuel gauge generated alarms share the same enable bit (ALRM\_en).

The following conditions generate an interrupt signal:

- DCIN UVLO
- DCIN OVP
- ASD condition
- Pre-charge timer expiration
- Fast charge timer expiration
- Watchdog timer expiration
- Battery overvoltage protection (charger)
- End of charge
- Battery undervoltage lockout (OTG boost)
- V<sub>BUS</sub> overvoltage protection (OTG boost)
- Average current limit reached (OTG boost, IBATLIM)
- OTG output short-circuit; thermal shutdown
- Low battery voltage (fuel gauge)
- Low SOC (fuel gauge)

### 6 I<sup>2</sup>C compatible interface registers

The STBCFG01 can be monitored and controlled using the  $I^2C$  compatible communication interface. The 7-bit device slave address is  $1110001_{BIN}$ . The table below shows the register map.

Table 6: Register map

Table 6: Register map											
Name	Address	POR value	R/W								
Fuel gauge											
FG_Mode	00h	19h	R/W								
FG_CTRL	01h	15h	R/W								
SOC	02h-03h	0000h	R/W								
VBAT	08h-09h	0000h	R								
OCV	0Dh-0Eh	0000h	R								
VM_CNF	11h-12h	0141h	R/W								
ALARM_SOC	13h	02h	R/W								
ALARM_Voltage	14h	AAh	R/W								
REG_ID	18h	14h	R								
RAM0RAM15	20h2Fh	-	R/W								
OCV_ADJ	30h3Fh	-	R/W								
LUT	5Dh8Ch	-	R/W								
Charger/OTG	- 1	1									
CHG_Cfg1	90h	00h	R/W								
CHG_Cfg2	91h	62h	R/W								
CHG_Cfg3	92h	61h	R/W								
CHG_Cfg4	93h	4Fh	R/W								
CHG_Cfg5_OTG_Status	94h	06h	R/W								
CHG_Status1	95h	00h	R								
CHG_Status2	96h	C0h	R								
Int_Enable_1	97h	00h	R/W								
Int_Enable_2	98h	00h	R/W								
Int_Latch_1	99h	00h	R/W								
Int_Latch_2	9Ah	00h	R/W								



#### 6.1 Fuel gauge registers

Table 7: Fuel gauge mode register (address: 00h)

b7	b6	b5	b4	b3	b2	b1	b0	POR	R/W
	OTG_en	LPM_dis	GG_RUN	ALRM_en	-	-	-	19h	R/W

ALRM\_en: fuel gauge alarm enable

0: disabled

• 1: enabled (default)

GG\_RUN: fuel gauge operative mode

0: standby (default). Registers are frozen, fuel gauge in standby

• 1: running

LPM\_dis: low power mode disable (set this bit to program battery charger/OTG configuration registers and enable OTG function when USB input is not plugged and  $GG_RUN = 0$ )

• 0: low power mode enabled (default)

• 1: low power mode disabled

OTG\_en: OTG boost enable bit

• 0: disabled (default)

• 1: enabled

Table 8: FG\_CTRL register (address: 01h)

b7	<b>b</b> 6	b5	b4	b3	b2	b1	b0	POR	R/W
-	ALRM_VBAT	ALRM_SOC	POR_Det	BAT_Fail	-		IODATA	15h	R/W

IODATA: IRQn pin status

#### Read:

• 0: IRQn pin is low

1: IRQn pin is high

Write:

0: forces IRQn pin low

1: IRQn pin is driven by interrupt logic

BAT Fail: battery removal or battery UVLO detection bit. Write 0 to clear

0: battery connected

1: battery removed or UVLO

POR\_Det: power-on reset detection bit. Write 1 to force a soft reset (self-clearing)

• 0: no POR event occurred

1: POR event occurred

ALRM\_SOC: low SOC alarm

0: SOC OK1: low SOC



Write this bit to 0 to clear the alarm. If the alarm condition is still active a new alarm is triggered only on the following rising edge of the alarm condition (the alarm condition has to disappear and then appear again).

ALRM VBAT: low battery voltage alarm

- 0: battery voltage above threshold
- 1: low battery voltage



Write this bit to 0 to clear the alarm. If the alarm condition is still active a new alarm is triggered only on the following rising edge of the alarm condition (the alarm condition has to disappear and then appear again).

Table 9: SOC register LSB (register address: 02h)

b7	b6	b5	b4	b3	b2	b1	b0	POR	R/W
SOC[7:0]									R/W

Table 10: SOC register MSB (register address: 03h)

b15	B14	b13	b12	b11	b10	b9	b8	POR	R/W
SOC[15:8]									R/W

SOC register LSb: 1/512% SOC

Table 11: VBAT register LSB (register address: 08h)

b7	b6	b5	b4	b3	b2	b1	b0	POR	R/W
VBAT[7:0]									R

Table 12: VBAT register MSB (register address: 09h)

b15	B14	b13	b12	b11	b10	b9	b8	POR	R/W
		Reserved			VE	BAT[10:8	]	00h	R

VBAT register LSb: 2.69 mV

#### Table 13: OCV register LSB (register address: 0Dh)

b7	b6	b5	b4	b3	b2	b1	b0	POR	R/W
OCV[7:0]									R

Table 14: OCV register MSB (register address: 0Eh)

b15	B14	b13	b12	b11	b10	b9	b8	POR	R/W
	Reserved			0	CV[12:8]			00h	R

OCV register LSb: 0.67 mV

Table 15: VM CNF register LSB (register address: 11h)

	145.5 101 1110111 109.5151 205 (109.5151 444.6551 111.)											
b7	b6	b5	b4	b3	b2	b1	b0	POR	R/W			
VM_CNF[7:0]									R/W			

