

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










### Overvoltage protection device

Datasheet - production data

#### **Features**

- Input overvoltage protection up to 28 V
- Integrated high voltage N-channel MOSFET switch - low R<sub>DS(on)</sub> of 165 mΩ
- Integrated charge pump
- Maximum continuous current of 2 A
- Thermal shutdown
- Soft-start feature to control the inrush current
- Enable input (EN)
- Fault indication output (FLT)
- IN input ESD protection: ±15 kV air discharge, ±8 kV contact discharge (with 1 µF input capacitor), ±2 kV HBM (standalone device)
- Certain overvoltage options compliant with the China Communications Standard YD/T 1591-2006 (overvoltage protection only)
- Small, RoHS compliant 2 x 2 x 0.75 mm TDFN 8-lead package with thermal pad.



#### **Applications**

- Smart phones
- Digital cameras
- PDA and palmtop devices
- MP3 players
- Low power handheld devices.

Contents STBP112

# **Contents**

1	Desc	cription	6
2	Pin e	description	7
	2.1	Input (IN)	7
	2.2	Output (OUT)	7
	2.3	Fault indication output (FLT)	7
	2.4	Enable input (EN)	7
	2.5	No connect (NC)	8
	2.6	Ground (GND)	8
3	Ope	ration	10
	3.1	Power-up	10
	3.2	Normal operation	10
	3.3	Undervoltage lockout (UVLO)	10
	3.4	Overvoltage lockout (OVLO)	10
	3.5	Thermal shutdown	11
4	Timi	ing diagrams	12
5	Турі	cal operating characteristics	14
	Typic	cal operating characteristics (STBP112CV)	15
6	Max	imum rating	25
7	DC a	and AC parameters	26
8	Арр	lication information	28
	8.1	Calculating the power dissipation	28
	8.2	Calculating the junction temperature	28
	8.3	PCB layout recommendations	29
9	Pack	kage information	30
10	Таре	e and reel information	32
2/38		Doc ID 023357 Rev 3	<b></b>

STBP112		Contents
11	Part numbering	35
12	Package marking information	36
13	Revision history	

List of tables STBP112

# List of tables

Table 1.	Pin description and signal names	8
Table 2.	Absolute maximum ratings	
Table 3.	Thermal data	
Table 4.	Operating and AC measurement conditions	. 26
Table 5.	DC and AC characteristics	
Table 6.	Package mechanical dimensions for TDFN 8-lead (2 x 2 x 0.75 mm)	. 31
Table 7.	Carrier tape dimensions	
Table 8.	Further tape and reel information	. 32
Table 9.	Reel dimensions	. 33
Table 10.	Ordering information scheme	. 35
Table 11.	Marking description	. 36
Table 12.	Document revision history	. 37

STBP112 List of figures

# **List of figures**

Figure 1.	Logic diagram
Figure 2.	Pinout
Figure 3.	Block diagram9
Figure 4.	Typical application circuit
Figure 5.	Power-up
Figure 6.	Overvoltage protection
Figure 7.	Disable (EN = high)
Figure 8.	Recovery from OVP
Figure 9.	Maximum load current at T <sub>A</sub> = 50 °C and 85 °C for various PCB thermal performance
	and T <sub>J</sub> ≤125 °C
Figure 10.	Maximum load current vs. ambient temperature for R <sub>th,JA</sub> = 59 K/W
	and $T_J \le 125 ^{\circ}\text{C}$
Figure 11.	Startup, t <sub>on</sub>
Figure 12.	Overvoltage, t <sub>off</sub>
Figure 13.	Recovery from overvoltage, t <sub>rec</sub>
Figure 14.	Disable, t <sub>dis</sub>
Figure 15.	Startup to overvoltage
Figure 16.	Startup to overvoltage (detail)17
Figure 17.	Soft-start performance for 10 $\mu F$ capacitive load
Figure 18.	Soft-start performance for 100 $\mu\text{F}$ capacitive load
Figure 19.	I <sub>CC</sub> vs. temperature at V <sub>IN</sub> = 5 V
Figure 20.	I <sub>CC</sub> vs. V <sub>IN</sub>
Figure 21.	I <sub>CC</sub> vs. V <sub>IN</sub> (detail)
Figure 22.	I <sub>CC(STDBY)</sub> vs. temperature at V <sub>IN</sub> = 5 V
Figure 23.	I <sub>CC(STDBY)</sub> vs. V <sub>IN</sub>
Figure 24.	I <sub>CC(STDBY)</sub> vs. V <sub>IN</sub> (detail)
Figure 25.	V <sub>OVLO</sub> vs. temperature
Figure 26.	V <sub>UVLO</sub> vs. temperature
Figure 27.	$V_{OL}(\overline{FLT})$ vs. temperature at $I_{SINK}(\overline{FLT}) = 5$ mA, $V_{IN} = 5$ V
Figure 28.	R <sub>DS(on)</sub> vs. temperature at 5 V, 1 Å
Figure 29.	$V_{IL}(\overline{\overline{EN}})$ vs. temperature
Figure 30.	$V_{\underline{IH}(\overline{EN})}$ vs. temperature
Figure 31.	$I_{(\overline{EN})}$ vs. $V_{IN}$ at $V_{(\overline{EN})} = 5$ V
Figure 32.	$\dot{R}_{PD}(\overline{EN}_{1})$ vs. temperature at $V_{1}(\overline{EN}_{1}) = V_{1}(\overline{EN}_{1}) = 5$ V
Figure 33.	t <sub>on</sub> vs. temperature
Figure 34.	t <sub>rec</sub> vs. temperature24
Figure 35.	Package outline for TDFN 8-lead (2 x 2 x 0.75 mm)
Figure 36.	Tape and reel
Figure 37.	Reel dimensions
Figure 38.	Tape trailer/leader
Figure 39.	Pin 1 orientation

Description STBP112

### 1 Description

The STBP112 device provides overvoltage protection for input voltage up to +28 V. Its low  $R_{DS(on)}$  N-channel MOSFET switch protects the systems connected to the OUT pin against failures of the DC power supplies in accordance with the China MII Communications Standard YD/T 1591-2006.

In the event of an input overvoltage condition, the device immediately disconnects the DC power supply by turning off an internal low  $R_{DS(on)}$  N-channel MOSFET to prevent damage to protected components.

In addition, the device also monitors its own junction temperature and switches off the internal MOSFET if the junction temperature exceeds the specified limit.

The device can be controlled by the microcontroller and can also provide status information about fault conditions.

The STBP112 is offered in a small, RoHS-compliant 8-lead TDFN (2 mm x 2 mm) package.







Figure 2. Pinout



1. Exposed thermal pad may be tied to GND.

STBP112 Pin description

### 2 Pin description

#### 2.1 Input (IN)

Input voltage (IN) pin. The IN pin is connected to the DC power supply. An external low ESR ceramic capacitor of minimum value 1  $\mu$ F must be connected between IN and GND. This capacitor is needed for decoupling and also protects the IC against fast voltage spikes and ESD events. This capacitor should be located as close to the IN pin as possible.

#### 2.2 Output (OUT)

Output voltage (OUT) pin. The OUT pin is connected to the input through a low  $R_{DS(on)}$  N-channel MOSFET switch.

If no fault is detected and the STBP112 is enabled by the  $\overline{\text{EN}}$  input, this switch is turned on and the output voltage follows the input voltage.

The output is disconnected from the input when the input voltage is under the UVLO threshold or above the OVLO threshold, when the junction temperature is above the thermal shutdown threshold or when the device is disabled by the  $\overline{\text{EN}}$  input.

After the input voltage or junction temperature returns to the specified range, there is a recovery delay, t<sub>rec</sub>, and the power output is then connected to the input (see *Figure 8 on page 13*).

The switch turn-on time is intentionally prolonged to limit the inrush current and voltage drop caused, for example, by charging output capacitors (soft-start feature).

### 2.3 Fault indication output (FLT)

The active low, open-drain fault indication output provides information on the STBP112 state to the application controller. The  $\overline{\text{FLT}}$  is asserted (i.e. driven low), if the STBP112 is in the overvoltage condition or thermal shutdown mode is active.

As the  $\overline{\text{FLT}}$  output is of the open-drain type, it may be pulled up by an external resistor R<sub>PU</sub> to the controller supply voltage (see *Figure 4*). If there is no need to use this output, it may be left disconnected. The suitable R<sub>PU</sub> resistor value is in the range of 10 k $\Omega$  to 1 M $\Omega$ .

To improve safety and to prevent damage to application circuits in the event of extreme voltage or current conditions, an optional protective resistor  $R_{FLT}$  can be connected between the  $\overline{FLT}$  output and the controller input (see *Figure 4*). The suitable  $R_{FLT}$  resistor value is in the range of 10 k $\Omega$  to 100 k $\Omega$ .

The FLT output is in Hi-Z (high impedance) state when the device is disabled by EN input or when the input voltage is lower than the UVLO threshold.

### 2.4 Enable input (EN)

This active low logical input can be used to enable or disable the device. When the  $\overline{EN}$  input is driven high, the STBP112 is in shutdown mode and the power output is disconnected from the input (see *Figure 8 on page 13*). When the  $\overline{EN}$  input is driven low and all operating conditions are within specified limits, the power output is connected to the input.

Pin description STBP112

The  $\overline{\text{EN}}$  input is equipped with an internal pull-down resistor of 250 k $\Omega$  (typical value). If there is no need to use this input, it may be left floating or, preferably, connected to GND.

For  $V_{IN}$  lower than 2.5 V (max.), the pull-down resistor is internally disconnected to lower the  $\overline{EN}$  pin input current in case the external AC adapter is not connected, the application is running from an internal battery and the STBP112 device is disabled.

To improve safety and to prevent damage to application circuits in the event of extreme voltage or current conditions, an optional protective resistor  $R_{EN}$  can be connected between the  $\overline{EN}$  input and the controller output (see *Figure 4*). The protective resistor forms a voltage divider with the internal pull-down resistor, which limits the maximum possible  $R_{EN}$  value with respect to the  $V_{IH(\overline{EN})}$  threshold of  $\overline{EN}$  input and the controller's output voltage for logic high,  $V_{OH}$ . For the worst case, the highest protective resistor value is

 $R_{ENmax} = R_{PD(\overline{EN})min} \times (V_{OH} / V_{IH(\overline{EN})} - 1),$ 

where  $R_{PD(\overline{EN})min}$  is 100 k $\Omega$  and  $V_{IH(\overline{EN})}$  is 1.2 V.

For most cases, an  $R_{EN}$  value of 10  $k\Omega$  to 100  $k\Omega$  is adequate.

The  $\overline{\text{FLT}}$  output is in Hi-Z state when the device is disabled by  $\overline{\text{EN}}$  input.

#### 2.5 No connect (NC)

Pin 3, 6, and 7 are no connect (NC). They may be left floating or connected to GND.

#### 2.6 Ground (GND)

Ground terminal. All voltages are referenced to GND. The exposed thermal pad is internally connected to GND.

· •				
Pin	Name	Туре	Function	
1	IN	Input/supply	Input voltage	
2	GND	Supply	Ground	
3, 6, 7	NC	-	Not connected	
4	FLT	Output	Fault indication output (open-drain)	
5	EN	Input	Enable input (pull-down resistor to GND)	
8	OUT	Output	Output voltage	

Table 1. Pin description and signal names

STBP112 Pin description

Figure 3. Block diagram





Figure 4. Typical application circuit



- Optional resistors R<sub>EN</sub> and R<sub>FLT</sub> prevent damage to the controller under extreme voltage or current conditions and are not required. Low ESR ceramic capacitor C1 is necessary to ensure proper function of the STBP112. Capacitor C2 is not necessary for STBP112 but may be required by the charger IC.
- 2. The STBP112 MOSFET switch topology allows the current to flow also in a reverse direction, i.e. from OUT to IN, which can be useful for powering external peripherals from the system connector. If the reverse current (supply current) is undesirable, it may be prevented by connecting an external Schottky diode in series with the OUT pin. The voltage drop between IN and the charger is then increased by the voltage drop across the diode.

Operation STBP112

### 3 Operation

The STBP112 provides overvoltage protection for positive input voltage up to 28 V using a built-in low  $R_{DS(on)}$  N-channel MOSFET switch.

#### 3.1 Power-up

At power-up, with  $\overline{\text{EN}}$  = low, the MOSFET switch is turned on after the startup delay,  $t_{\text{on}}$ , after the input voltage exceeds the UVLO threshold to ensure the input voltage is stabilized (see *Figure 5*).

#### 3.2 Normal operation

The device continuously monitors the input voltage and its own internal temperature so the output voltage is kept within the specified range. The internal MOSFET switch is turned on and the  $\overline{\text{FLT}}$  output is deasserted.

The STBP112 enters normal operation state if the input voltage returns to the interval between  $V_{UVLO}$  and  $V_{OVLO}$  -  $V_{HYS(OVLO)}$  and the junction temperature falls below  $T_{off}$  -  $T_{HYS(off)}$ . The internal MOSFET is turned on after the  $t_{rec}$  delay to ensure that the conditions have stabilized and the  $\overline{FLT}$  output is deasserted.

Note:

The STBP112 MOSFET switch topology allows the current to flow also in a reverse direction, i.e. from OUT to IN, which can be useful for powering external peripherals from the system connector (see the supply current in Figure 4). At first, the current flows through the MOSFET body diode. If the voltage that appears on the IN terminal is above the UVLO threshold, the MOSFET is (after the startup delay) turned on so the voltage drop across STBP112 is significantly reduced.

If the reverse current is undesirable, it may be prevented by connecting an external, properly rated low drop Schottky diode in series with the OUT pin. The voltage drop between IN and charger is increased by the voltage drop across the diode.

### 3.3 Undervoltage lockout (UVLO)

To ensure proper operation under any condition, the STBP112 has an undervoltage lockout (UVLO) threshold. When the input voltage is rising, the output remains disconnected from input until the  $V_{IN}$  voltage exceeds the  $V_{UVLO}$  threshold. This circuit is equipped with hysteresis,  $V_{HYS(UVLO)}$ , to improve noise immunity under transient conditions.

### 3.4 Overvoltage lockout (OVLO)

If the input voltage  $V_{IN}$  rises above the threshold level  $V_{OVLO}$ , the MOSFET switch is immediately turned off. At the same time, the fault indication output  $\overline{FLT}$  is activated (i.e. driven low), see *Figure 6*. This device is equipped with hysteresis,  $V_{HYS(OVLO)}$ , to improve noise immunity under transient conditions.

STBP112 Operation

#### 3.5 Thermal shutdown

If the STBP112 internal junction temperature exceeds the  $T_{\underline{off}}$  threshold, the internal MOSFET switch is turned off and the fault indication output  $\overline{FLT}$  is driven low.


To improve thermal robustness, this circuit has a 20 °C hysteresis, T<sub>HYS(off)</sub>.

Due to the internal reverse diode, the thermal shutdown is not functional for the reverse current.

Timing diagrams STBP112


# 4 Timing diagrams

Figure 5. Power-up




1.  $\overline{\text{EN}}$  input is low.

Figure 6. Overvoltage protection



1. EN input is low.


Figure 7. Disable ( $\overline{EN} = high$ )



1.  $\overline{\text{FLT}}$  output is in Hi-Z state when  $\overline{\text{EN}}$  driven high.

STBP112 Timing diagrams

Figure 8. Recovery from OVP



1. EN input is low.

# 5 Typical operating characteristics

Figure 9. Maximum load current at T<sub>A</sub> = 50 °C and 85 °C for various PCB thermal performance and T<sub>J</sub>  $\leq$  125 °C






Figure 10. Maximum load current vs. ambient temperature for  $R_{thJA}$  = 59 K/W and  $T_{J} \leq$  125  $^{\circ}C$ 




14/38 Doc ID 023357 Rev 3

# Typical operating characteristics (STBP112CV)



1. Output load is 100 k $\Omega$ .



1. Output load is 5  $\Omega$ .

577





Figure 13. Recovery from overvoltage,  $t_{rec}$ 

1. Output load is 5  $\Omega$ .



1. Output load is 5  $\Omega$ .





Figure 15. Startup to overvoltage

1. Output load is 5  $\Omega$ .




1. Output load is 5  $\Omega$ . Almost no glitch on the output.





Figure 17. Soft-start performance for 10  $\mu\text{F}$  capacitive load


1. Output load is 10  $\mu\text{F}$  in parallel with 5  $\Omega.$ 



1. Output load is 100  $\mu F$  in parallel with 5  $\Omega.$ 










Figure 22.  $I_{CC(STDBY)}$  vs. temperature at  $V_{IN} = 5 \text{ V}$ 





Figure 23. I<sub>CC(STDBY)</sub> vs. V<sub>IN</sub>






Figure 25.  $V_{OVLO}$  vs. temperature





Figure 26. V<sub>UVLO</sub> vs. temperature

50

0

-50



200 150 N

50

Temp. [°C]

100

150

Figure 27.  $V_{OL(\overline{FLT})}$  vs. temperature at  $I_{SINK(\overline{FLT})} = 5$  mA,  $V_{IN} = 5$  V

0

AM14677

Figure 28. R<sub>DS(on)</sub> vs. temperature at 5 V, 1 A




Figure 29.  $V_{IL(\overline{EN})}$  vs. temperature






Figure 30.  $V_{IH(\overline{EN})}$  vs. temperature








Figure 33.  $t_{on}$  vs. temperature





Figure 34. t<sub>rec</sub> vs. temperature



STBP112 Maximum rating

### 6 Maximum rating

Stressing the device above the rating listed in *Table 2* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in *Section 3 on page 10* of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics<sup>TM</sup> SURE program and other relevant documentation.

Table 2. Absolute maximum ratings

Symbol	Paramet	Value	Unit	
T <sub>STG</sub>	Storage temperature (V <sub>IN</sub> off)		-55 to 150	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 sec	Lead solder temperature for 10 seconds		°C
TJ	Operating junction temperature ran	ge (internally limited to T <sub>off</sub> )	-40 to 150	°C
V <sub>IN</sub>	IN pin input voltage		-0.3 to 30	V
V <sub>OUT</sub>	OUT pin input/output voltage		-0.3 to 12	V
V <sub>IO</sub>	Input/output voltage (other pins)		-0.3 to 7	V
	Load current (IN to OUT)	T <sub>A</sub> ≤ 50 °C	2000	mA
I <sub>LOAD</sub>		T <sub>A</sub> = 85 °C	1500	mA
I <sub>REVERSE</sub>	Reverse diode current (OUT to IN)		500	mA
I <sub>SINK(FLT)</sub>	FLT pin sink current		15	mA
	ESD withstand voltage (IEC 61000-4-2, IN pin only) <sup>(2)</sup>		±15 (air), ±8 (contact)	kV
V <sub>ESD</sub>	Human body model (HBM), model = 2 <sup>(3)</sup>		2000	V
	Machine model (MM), model = B <sup>(4)</sup>		200	V

- 1. Reflow at peak temperature of 260  $^{\circ}\text{C}$  . The time above 255  $^{\circ}\text{C}$  must not exceed 30 seconds.
- 2. System-level value (see typical application circuit, C1  $\geq$  1  $\mu F$  low ESR ceramic capacitor).
- Human body model, 100 pF discharged through a 1.5 kΩ resistor according to the JESD22/A114 specification.
- 4. Machine model, 200 pF discharged through all pins according to the JESD22/A115 specification.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJA</sub>	Thermal resistance (junction-to-ambient)	59 <sup>(1)</sup>	°C/W
R <sub>thJC</sub>	Thermal resistance (junction-to-case)	5.9	°C/W

The package was mounted on a 4-layer JEDEC test board with 2 thermal vias connecting from the thermal land to the first buried plane. The 4-layer PCB (2S2P) was constructed based on JESD 51-7 specifications and vias based on JESD 51-5.