imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





STC5NF30V

N-channel 30V - 0.027Ω - 5A - TSSOP8 2.7V-drive STripFET™ II Power MOSFET

General features


Туре	V _{DSS}	R _{DS(on)}	I _D
STC5NF30V	30V	< 0.031 Ω(@ 4.5 V) < 0.035 Ω(@ 2.7 V)	5A

- Ultra low threshold gate drive (2.7V)
- Standard outline for easy automated surface mount assembly


Description

This Power MOSFET is the latest development of STMicroelectronis unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low onresistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

Switching application Switching application Solete Product **Applications**



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging
STC5NF30V	C5NF30V	TSSOP8	

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves) 6
3	Test circuit
4	Package mechanical data
5	Revision history
00501 00501	Test circuit



1

Electrical ratings

Table 1.	Absolute	maximum	ratings
	/10001010	maximani	radingo

Symbol	Parameter	Value	Unit			
V _{DS}	Drain-source voltage (V _{GS} = 0)	30	V			
V _{DGR}	Drain-gate voltage ($R_{GS} = 20K\Omega$)	20	V			
V _{GS}	Gate-source voltage	± 12	V			
۱ _D	Drain current (continuous) at $T_C = 25^{\circ}C$	5	А			
I _D	Drain current (continuous) at $T_C=100^{\circ}C$	3	А			
I _{DM} ⁽¹⁾	Drain current (pulsed)	20	А			
P _{TOT}	Total dissipation at $T_{C} = 25^{\circ}C$	1.5	W			
T _{stg}	Storage temperature	-55 to 150	°C			
TJ	Max. operating junction temperature	-55 to 150	°C			
1. Pulse width limited by safe operating area						
Table 2.	Thermal data	01 200	_			
			1			

Table 2. Thermal data

ſ	Symbol	Parameter	Value	Unit			
	R _{thJ-PBC} Thermal resistance junction-PBC Max 100 ⁽¹⁾ °C/W						
	R _{thJ-PBC}	Thermal resistance junction-PBC Max	83.5 ⁽²⁾	°C/W			
		Nounted on FR-4 board with 1 inch ² pad, 2 oz of Nounted on minimum recommended footprint	Cu and t = 10 sec				
		10000					
_	(e) X	CILS					
-0 ¹ 0							
0050	1050 Pro						
10							
-bSOIL							
O ₂							

57

2 **Electrical characteristics**

(T_{CASE}=25°C unless otherwise specified)

	On/on states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 250μΑ, V _{GS} = 0	30			V
I _{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	V _{DS} = Max rating, V _{DS} = Max rating @125°C			1 10	μΑ μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	$V_{GS} = \pm 12V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	0.6	90		V
R _{DS(on)}	Static drain-source on resistance	V_{GS} = 4.5V, I _D = 2.5A V_{GS} =2.7V, I _D = 2.5A		0.027 0.031	0.031 0.035	Ω Ω
Table 4.	Dynamic	olete		90	0	

Table 3. **On/off states**

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 2.5 \text{ A}$		9.5		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =15V, f = 1 MHz, V _{GS} = 0		460 200 50		pF pF pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 16V$, $I_D = 4.5A$ $V_{GS} = 4.5V$ <i>Figure 15 on page 8</i>		8.5 1.8 2.4	11.5	nC nC nC

	C _{rss}	capacitance	VGS - U		50		pF
	Qg	Total gate charge	V _{DD} =16V, I _D = 4.5A		8.5	11.5	nC
	Q _{gs}	Gate-source charge	V _{GS} =4.5V		1.8		nC
	Q _{gd}	Gate-drain charge	Figure 15 on page 8		2.4		nC
20	1. Pulsed: p	oulse duration=300µs, duty cycle	1.5%				
SO	0	{O}					
\sim	Table 5.	Switching times				T	
	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
10	- Jilliool	i urumeter			Typ.		Unit
cole	t _{d(on)}	Turn-on delay time			7		ns
sole			V _{DD} = 10V, I _D = 2.5A,				
obsole	t _{d(on)} t _r	Turn-on delay time	V _{DD} = 10V, I _D = 2.5A, R _G =4.7Ω, V _{GS} =4.5V		7		ns
obsole	t _{d(on)}	Turn-on delay time Rise time	V _{DD} = 10V, I _D = 2.5A,		7 33		ns ns
Obsole	t _{d(on)} t _r t _{d(off)}	Turn-on delay time Rise time Turn-off delay time	V_{DD} = 10V, I_D = 2.5A, R_G =4.7 Ω , V_{GS} =4.5V <i>Figure 13 on page 8</i> Vclamp =16V, I_D = 5A		7 33 27		ns ns ns
obsole	t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} = 10V, I_D = 2.5A, R _G =4.7 Ω , V _{GS} =4.5V <i>Figure 13 on page 8</i>		7 33 27 10		ns ns ns ns



Image: Image in the second	IIIIIIISource-drain current5IISource-drain current (pulsed)20VVIIVII							
$I_{SDM}^{(1)}$ Source-drain current (pulsed)20A $V_{SD}^{(2)}$ Forward on voltage $I_{SD} = 5A, V_{GS} = 0$ 1.2V t_{rr} Reverse recovery time $I_{SD} = 5A, q_{SD} = 5A, q_{SD}$ 26ns u_{rr} Reverse recovery charge $di/dt = 100A/u_{SD}$ 13 u_{CD}	$I_{SDM}^{(1)}$ Source-drain current (pulsed) I_{SD} <th>Symbol</th> <th>Parameter</th> <th>Test conditions</th> <th>Min</th> <th>Тур.</th> <th>Max</th> <th>Unit</th>	Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
$V_{SD}^{(2)}$ Forward on voltage $I_{SD} = 5A, V_{GS} = 0$ 1.2V t_{rr} Reverse recovery time $I_{SD} = 5A,$ 26ns $di/dt = 100A/us$ $di/dt = 100A/us$ 13 uC	$V_{SD}^{(2)}$ Forward on voltage $I_{SD} = 5A, V_{GS} = 0$ 1.2V t_{rr} Q_{rr} I_{RRM} Reverse recovery time Reverse recovery charge Reverse recovery current $I_{SD} = 5A, \\ I_{SD} = 5A, \\ di/dt = 100A/\mu s, \\ V_{DD} = 10V, T_J = 150^{\circ}C$ 13 1 μC A1. Pulse width limited by safe operating area2. Pulsed: pulse duration=300 µs, duty cycle 1.5%	I _{SD}	Source-drain current				5	А
t_{rr} Reverse recovery time $I_{SD} = 5A$, 26 ns Beverse recovery charge $di/dt = 100A/us$ 13 uC	t_{rr} Q_{rr} I_{RRM} Reverse recovery time Reverse recovery charge Reverse recovery current $I_{SD} = 5A$, 	I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				20	А
^t rr Beverse recovery charge di/dt = 100Å/us 13 uC	t_{rr} Q _{rr} IRRMReverse recovery charge Reverse recovery currentdi/dt = 100A/µs, $V_{DD} = 10V, T_J = 150^{\circ}C$ Figure 15 on page 813 1µC A1. Pulse width limited by safe operating area2. Pulsed: pulse duration=300µs, duty cycle 1.5%	V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 5A, V_{GS} = 0$			1.2	V
Reverse recovery current $V_{DD} = 10V$, $I_{1} = 150^{\circ}C$ 1 A	 Pulse width limited by safe operating area Pulsed: pulse duration=300µs, duty cycle 1.5% 	Q _{rr}	Reverse recovery charge Reverse recovery current	di/dt = 100A/µs, V _{DD} = 10V, T _J = 150°C		13 1		μC A

Table 6. Source drain diode



2.1 **Electrical characteristics (curves)**





Figure 2. **Thermal impedance**



lo(A)

8

l₀(A)

4

2

0

1

3

5

0

2

4

6





Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations






Figure 11. Source-drain diode forward characteristics




Figure 10. Normalized on resistance vs temperature







Figure 12. Thermal resistance and max power




		_
1		-
	∇	
	5	

3 Test circuit













Figure 14. Gate charge test circuit










4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s)

57



TSSOP8 MECHANICAL DATA

5 Revision history

Table 7. Revision history

Date	Revision	Changes
09-Sep-2004	1	First release
08-Aug-2006	2	New template, SOA updated

Obsolete Product(s) - Obsolete Product(s) Obsolete Product(s) - Obsolete Product(s)

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

