imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





High power white LED driver with I²C interface

Features

- Buck-boost DC/DC converter
- Drives one power white LED up to: 800 mA between 3.3 V to 5.5 V
 600 mA between 2.7 V to 5.5 V
- Efficiency up to 92%
- Output current control
- 1.8 MHz typ fixed frequency PWM
- Synchronous rectification
- Full I²C control
- Operational modes: Shutdown mode
- Ready mode + auxiliary red LED Ready mode + NTC
 Flash mode: up to 800 mA
 Torch mode: up to 200 mA
- Soft and hard triggering of flack.
- Flash and torch dimming with 16 exponential values
- Dimmable red L→ indicator auxiliary output
- Internally or externally timed flash operation
- Digitally o ogrammable safety time-out in flash mode
- LED overtemperature detection and protection with external NTC resistor
- Opened and shorted LED failure detection and protection
- Chip over temperature detection and protection
- <1 µA Shutdown current
- Package (3x3 mm) TFBGA25



Applications

- Cell r hone and smart phones
- Camera flashes/strobe
- PDAs and digital still cameras

Description

The STCF03I is a high efficiency power supply solution to drive a single flash LED in camera phone, PDAs and other hand-held devices. It is a buck - boost converter to guarantee a proper LED current control over all possible conditions of battery voltage and output voltage; the output current control ensures a good current regulation over the forward voltage spread characteristics of the flash LED.

Thanks to the high efficiency of the converter, the input current taken from the battery remains under 1.5 A. All the functions of the device are controlled through the I²C bus which helps to reduce logic pins on the package and to save PCB tracks on the board. (See *1: Description (continued)*)

Table 1.Device summary

Order code	Package	Packaging
STCF03ITBR	TFBGA25 (3x3 mm)	3000 parts per reel

September 2008

Contents

1	Desc	ription (continued)6
2	Diag	<i>r</i> am7
3	Pin c	onfiguration
4		mum ratings
5	Appli	cation
6	Elect	rical characteristics
7	Intro	duction 13 Buck-Boost converter 13
	7.1	Buck-Boost converter
	7.2	Logic pin description
		7.2.1 SCL, SDA pins
		7.2.2 TRIG pin
		7.2.3 ATN pin 13
		7.2.4 ADL pin
		7.2.5 TMSK pin
	7.3	TC bus interface
	7.4	Data validity
1	7.5	Start and stop conditions 15
SO'	7.6	Byte format
105	7.7	Acknowledge
	7.8	Writing to a single register 17
	7.9	Interface protocol
	7.10	Writing to multiple registers with incremental addressing
	7.11	Reading from a single register 18
	7.12	Reading from multiple registers with incremental addressing 19
8	Desc	ription of internal registers 20
	8.1	PWR_ON
	8.2	TRIG_EN



	8.3	TCH_ON	20
	8.4	NTC_ON	20
	8.5	FTIM_0~3	21
	8.6	TDIM_0~3	21
	8.7	FDIM_0~3	21
	8.8	AUXI_0~3	22
	8.9	AUXT_0~3	22
	8.10	F_RUN	23
	8.11	LED_F	23
	8.12		23
	8.13	NTC_H	23
	8.14	OT_F	
	8.15	VOUTOK_N	24
9	Datai	lad description	05
9		Ied description	23
	9.1		
	9.2	Shutdown	
	9.3	Ready mode	
	9.4	Single or multiple Flash using external (µP) temporization	
	9.5	External (uP) temporization using TRIG_EN bit	
	9.6	Single Flash using internal temporization	
	9.7	Multiple Flash using internal temporization	26
10	Туріс	al performance characteristics	27
11	Packa	age mechanical data	29
12	Revis	ion history	32



List of tables

Table 1.	Device summary	1
Table 2.	Pin description	8
Table 3.	Absolute maximum ratings (see <i>Note:</i>)	9
Table 4.	Thermal data	9
Table 5.	List of external components 1	0
Table 6.	Electrical characteristics	1
Table 7.	Address table	4
Table 8.	Interface protocol	7
Table 9.	I ² C register mapping function	20
Table 10.	Command register	20
Table 11.	Dimming register	
Table 12.	Auxiliary register	
Table 13.	Auxiliary LED dimming table	2
Table 14.	Torch mode and Flash mode dimming registers settings	2
Table 15.	Status register	:3
Table 16.	Status register details	:4
Table 17.	Document revision history	2
	Status register	
	50	
	\mathbf{O}^{*}	
	16)	
	G^{\vee}	
	XC	
~ 0		
-105		
	ete Producils)	



List of figures

Figure 1.	Block diagram
Figure 2.	Pin connections (bottom view)
Figure 3.	Application schematic
Figure 4.	Procedure for assigning a non-default I ² C address
Figure 5.	Data validity on the I ² C Bus
Figure 6.	Timing diagram on I ² C Bus
Figure 7.	Bit transfer
Figure 8.	Acknowledge on I ² C bus
Figure 9.	Writing to a single register
Figure 10.	Writing to multiple registers with incremental addressing
Figure 11.	Reading from a single register
Figure 12.	Reading from multiple registers
Figure 13.	Flash and Torch current vs. dimming value
Figure 14.	VOUTOK_N behavior
Figure 15.	Flash current vs F_DIMM 27
Figure 16.	Torch current vs T_DIMM
Figure 17.	Aux current vs AUXI
Figure 18.	Flash current vs temp
Figure 19.	V _{FB2} Flash vs temp
Figure 20.	I _Q vs temp
Figure 21.	
Figure 22.	Start-Up in Flash mode 800 mA at $V_1 = 3.6$ V
Figure 23.	Start-Up in Flash mode 800 mA at V _I = 3.6 V
Obsolf	ste



1 **Description (continued)**

Hard and soft-triggering of flash are both supported. The device includes many functions to protect the chip and the power LED, such as: a soft start control, chip over temperature detection and protection, as well as opened and shorted LED detection and protection. Besides, a digital programmable time out function protects the LED in case of a wrong command from the µP. An optional external NTC resistor is supported to protect the LED against over heating. In mobile phone applications, it is possible to reduce immediately the flash LED current during the signal transmission using the TMSK pin. This saves battery life and gives more priority to supply RF transmission instead of flash function.


It is possible by I²C to separately program the current intensity in flash and torch mode using exponential steps. An auxiliary output can control an optional red LED to be used as a , it less the product (s) - Obsolete product recording indicator.

The device is packaged in 3x3 mm μ TFBGA25 with a height less than i π .m.

57

2 Diagram





Pin configuration 3

Figure 2. Pin connections (bottom view)




Table 2. **Pin description**

Table 2. Pin	description	×0 \
Pin n°	Symbol	Crescription
E1,D2	VLX2	Inductor connection
B3	RX	Rx resistor connection
D1,C2	VOUT	Output voltage
A4	NTC	NTC rosistor connection
B5	FB1	Foedback pin [I _{LED} *(R _{FL} +R _{TR})]
A5	FB?	R _{TR} bypass
B4	FB2S	Feedback pin [I _{LED} *R _{FL}]
E2	GND	Signal ground
C5	TMSK	TX mask input.
25	AUXL	Auxiliary LED output
D4	ADD	I ² C address selection
A3	VBAT	Supply voltage
B1,C1	PVBAT	Power supply voltage
A2	VLX1A	Inductor connection
A1,B2	VLX1B	Inductor connection
E4	ATN	Attention (open drain output, active LOW)
E3	SDA	I ² C data
C3,D3	PGND	Power ground
E5	SCL	I ² C clock signal
C4	TRIG	Flash trigger input

4 Maximum ratings

Symbol	Parameter	Value	Unit
VBAT	Signal supply voltage	-0.3 to 6	V
PVBAT	Power supply voltage	-0.3 to 6	V
VLX1A, VLX1B	Inductor connection 1	–0.3 to V _I +0.3	V
VLX2	Inductor connection 2	–0.3 to V _O +0.3	V
VOUT	Output Voltage	-0.3 to 6	
AUXL	Auxiliary LED	–0.3 to V _I +0.3	V
FB1, FB2, FB2S	Feedback and sense voltage	-0.3 to 3	V
SCL, SDA, TRIG, ATN, ADD TMSK	Logic pin	-C 3 to V1+0.3	V
R _X	Connection for reference resistor	-0.3 to 3	V
NTC	Connection for LED Temperature sensing	-0.3 to 3	V
ESD	Human body model	±2	kV
P _{TOT} (BGA) ⁽¹⁾	Continuous power dissipation (at $T_A = 70^{\circ}C$)	800	mW
T _{OP}	Operating junction temperature range	-40 to 85	°C
TJ	Junction temperature	-40 to 150	°C
T _{STG}	Storage temperature range	-65 to 150	°C

 Table 3.
 Absolute maximum ratings (see Note:)


1. Power dissipation is related parameter to used PCB. The recommended PCB design is included in the application note.

Note: Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

Table 4	hermal data		
Sympol	Parameter	Value	Unit
R _{thJA}	Thermal resistance junction-ambient	150	°C/W

5 Application





**: Connect to V_I, or GI 'D or SDA or SCL to choose one of the 4 different I²C Slave Addresses.

***: Optional components to support auxiliary functions.

	Comporent	Manufacturer	Part number	Value	Size
Ĩ	CCI	TDK	X5R0J106M	10 µF	0603
	C _o	TDK	X5R0J105M	1 µF	0603
	L (I _{FLASH} = 0.5A)	TDK	VLF3012ST-4R7MR91	4.7 µH	2.6 x 2.8 x 1.2 mm
	L (I _{FLASH} = 0.8A)	TDK	VLF4012AT-4R7M1R1	4.7 µH	3.7 x 3.5 x 1.2 mm
Ĩ	NTC	Murata	NCP21WF104J03RA	100 kΩ	0805
	R _{FL}			0.27 Ω	0603
	R _{TR}			1.8 Ω	0402
Ī	R _X			15 kΩ	0402
	LED	Luxeon LED	LXCL-PW1		

Table 5.	List of external components	

Note: All of the above listed components refer to typical application. Operation of the STCF03I is not limited to the choice of these external components.



6 Electrical characteristics

Table 6. Electrical characteristics

 $(T_J = 25^{\circ}C, V_I = 3.6 \text{ V}, 2xC_I = 10 \ \mu\text{F}, C_O = 1 \ \mu\text{F}, L = 4.7 \ \mu\text{H}, R_{FL} = 0.27 \ \Omega, R_{TR} = 1.8 \ \Omega, R_X = 15 \ \text{k}\Omega, \text{Typ. values @25^{\circ}C, unless otherwise specified}).$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
VI	Input operation supply voltage		2.7		5.5	V
V _{PW_ON} RESET	Power ON reset threshold	V _I rising		2.3		V
	Output current adjustment	Flash mode for $V_1 = 3.3 V$ to 5.5 V	60		800	
	range I _{FLASH}	Flash mode for $V_1 = 2.7$ V to 3.3 V	60	. (COC	
Ι _Ο	Output current adjustment range I _{TORCH}	Torch mode $V_1 = 2.7 V$ to 5.5 V	15	90	200	mA
	Auxiliary LED output current adjustment range I _{AUXLED}	Ready mode, $V_1 = 3.3$ V to 5.5 V	U		20	
V _O	Regulated voltage range	1 CTO	2.5		5.3	V
FB1	Feedback voltage	Torch mode	30		250	mV
FB2	Feedback voltage	Flash mode	30		250	mV
ΔI_{O}	Output current tolerance	Flash moce, $I_C = 160 \text{ mV/R}_{FL}$	-10		10	%
R _{ON_}	FB1-FB2 ON resistance	Torch mode, I _O = 200 mA		90		mΩ
1	Quiescent current in SHUTDOWN mode	S		1		μA
Ι _Q	Quiescent current in Ready -mode			1.8		mA
f _s	Frequei cv	V ₁ = 2.7 V		1.8		MHz
	Efficiency of the chip itself	$V_I = 3.2$ to 4.2 V, flash mode, $I_O = 800$ mA		87		
05 ⁰¹¹	Efficiency of the whole application	$\label{eq:VI} \begin{array}{l} V_{I} = 3.2 \ \text{to} \ 4.2 \ \text{V}, \ \text{flash mode}, \\ I_{O} = 800 \ \text{mA}, \ V_{O} = V_{fLED_max} + V_{FB2} = \\ 5.02 \ \text{V} \\ \text{See the typical application schematic} \\ \text{It is included losses of inductor and} \\ \text{sensing resistor} \end{array}$		76		%
OVP	Output over voltage protection	V _I = 5.5 V, No Load	5.5			V
OV _{HYST}	Over voltage hysteresis	V _I = 5.5 V, No Load		0.3		V
OTP	Over temperature protection	V _I = 5.5 V		140		°C
OT _{HYST}	Over temperature hysteresis	V _I = 5.5 V		20		°C
R _{ON} T1	RX-NTC switch On resistance	Ready mode		25		Ω
NTC _{LEAK}	RX-NTC switch OFF leakage	Shutdown mode, $V_{NTC} = 2 V$ $V_{RX} = GND$			1	μA
NTC_REF	NTC reference voltage			1.8		V



Table 6. **Electrical characteristics (continued)**

 $(T_J = 25^{\circ}C, V_I = 3.6 \text{ V}, 2xC_I = 10 \ \mu\text{F}, C_O = 1 \ \mu\text{F}, L = 4.7 \ \mu\text{H}, R_{FL} = 0.27 \ \Omega, R_{TR} = 1.8 \ \Omega, R_X = 1.8 \ \Omega$ = 15 k Ω , Typ. values @25°C, unless otherwise specified).

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Uni
V _{OL}	Output logic signal level low ATN	I _{OL} = 10 mA			0.2	v
I _{OZ}	Output logic leakage current ATN	V _{OZ} = 3.3 V			1	mA
V _{IL} V _{IH}	Input Logic signal level SCL, SDA, TRIG, TEST, ADD	V _I = 2.7 V to 5.5 V	0		0.4	V
T _{ON}	LED current rise time I _{LED} = 0 to I _{LED} = max					nas
		alete	<i>Y</i>			
	oduct	on tested.				



57

7 Introduction

The STCF03I is a buck-boost converter, dedicated to power and control the current of a power white LED in a camera cell phone. The device operates at a constant switching frequency of 1.8 MHz typ. It provides an output voltage down to 2.5 V and up to 5.3 V, from a 2.7 V to 5.5 V supply voltage. This supply range allows operation from a single cell Lithium-Ion battery. The I²C bus is used to control the device operation and for diagnostic purposes. The current in torch mode is adjustable from 15 mA to 200 mA. Flash mode current is adjustable up to 800 mA for an input voltage ranging from 3.3 V to 5.5 V and up to 600 mA for an input voltage ranging from 2.7 V to 5.5 V. The Aux LED current can be adjusted from 0 to 20 mA. The device uses an external NTC resistor to sense the temperature of the white LED. These two last functions may not be needed in all applications, and in these cases the relevant external components can be omitted.

7.1 Buck-Boost converter

The regulation of the PWM controller is done by sensing the current of the LED through external sensing resistors (R_{FL} and R_{TR} , see application schematic). Depending on the forward voltage of the flash LED, the device automatically can change the operation mode between buck (step down) and boost (step up) note.

Three cases can occur: Boost region ($V_O > V_{BAT}$): this configuration is used in most cases, as the output voltage $V_O = V_{fLED} + I_{LED} \times R_{FL}$) is higher than V_{BAT} ; Buck region ($V_O < V_{BAT}$); Buck / Boost region ($V_O \sim V_{BAT}$).

7.2 Logic pin description

7.2.1 SCL, SDA pins

These are the standard clock and data pins as defined in the l²C bus specification. External pull op is required according to l²C bus specifications. The recommended maximum voltage of these signals should be 3.0 V.

7.2.2

TRIG pin

This input pin is internally AND-ed with the TRIG_EN bit to generate the internal signal that activates the flash operation. This gives to the user the possibility to accurately control the flash duration using a dedicated pin, avoiding the I²C bus latencies (hard-triggering). No internal pull-up nor pull-down is provided.

7.2.3 ATN pin

This output pin (open-drain, active LOW) is provided to better manage the information transfer from the STCF03I to the μ P. Because of the limitations of a single master I²C bus configuration, the μ P should regularly poll the STCF03I to verify if certain operations have been completed, or to check diagnostic information. Alternatively, the μ P can use the ATN pin to be advised that new data are available in the STAT_REG, thus avoiding continuous polling. Then the information can be read in the STAT_REG by a read operation via I²C that, besides, automatically resets the ATN pin. The STAT_REG bits affecting the ATN pin status are mapped in *Table 16*. No internal pull-up is provided.



7.2.4 ADD pin

With this pin it is possible to select one of the 4 possible I²C slave addresses. No internal pull-up nor pull-down is provided. The pin has to be connected to either GND, V_I, SCL or SDA to select the desired I²C slave address (see *Table 7*)


Table	7.	Address	table

ADD pin	A7	A6	A5	A4	A3	A2	A1	A0
GND	0	1	1	0	0	0	0	R/W
VBAT	0	1	1	0	0	0	1	R/W
SDAL	0	1	1	0	0	1	0	R/W
SCL	0	1	1	0	0	1	1	R/W

When ADD is connected to GND the I²C address is assigned automatically while in the other three configurations in which ADD pin is connected to VBAT or SDA or SCL, the following procedure must be activated in order that the right address is assigned.

After applying VBAT to the chip, the VBAT voltage must be pulled down to GND for a time longer than 100 ms. After that time the right I²C address is assigned to the chip. This procedure must be repeated every time the VBAT voltage is disconnected (see *Figure 4* below).





7.2.5 TMSK pin

This pin can be used to implement the T_X masking function. This function has effect only for flash current settings higher than 200 mA (bit FDIM_3=1). Under this condition, when this pin is pulled high by the μ P, the current flowing in the LED is forced at 200 mA typ. No internal pull-up nor pull-down is provided; to be externally wired to GND if T_X masking function is not used.

57


7.3 I²C bus interface

Data transmission from the main μ P to STCF03I and vice versa takes place through the 2 I²C bus interface wires, consisting of the two lines SDA and SCL (pull-up resistors to a positive supply voltage must be externally connected). The recommended maximum voltage of these signals should be 3.0 V.

7.4 Data validity

As shown in *Figure 5*, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.


Figure 5. Data validity on the I²C Bus



7.5 Start and stop conditions

Both DATA and CLOCK lines remain HIGH when the bus is not busy. As shown in *Figure 6*, a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. A STOP condition must be sent before each START condition.


Figure 6. Timing diagram on I²C Bus



7.6 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first. One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse. Any change in the SDA line at this time will be interpreted as a control signal.





7.7 Acknowledge

The master (μ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see *Figure 9*). The peripheral (STCF03I) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The peripheral which has been addressed has to generate an acknowledge pulse effer the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse duration. In this case, the master transmitter can generate the S1CP information in order to abort the transfer.

Figure 8 Acknowledge on I²C bus






Table 8.	Interface protocol
----------	--------------------

	D	evio	ce a	ddre	ess ·	+ R/	Wb	it			F	Regi	ster	ado	Ires	s						Da	ita					
	7	7 6 5 4 3 2 1								7	6	5	4	3	2	1	0		7	6	5	4	3	2	1	0		
S T A R T	M S B						L S B	R W	A C K	M S B							L S B	A C K	M S B							L S B	A C K	S T O P

7.8 Writing to a single register

Writing to a single register starts with a START bit followed by the 7 bit device address of STCF03I. The 8th bit is the R/W bit, which is 0 in this case. R/W = 1 means d reading operation. Then the master waits for an acknowledge from STCF03^I. Then the 8 bit address of register is sent to STCF03I. It is also followed by an acknowledge pulse. The last transmitted byte is the data that is going to be written to the register. It is again followed by an acknowledge pulse from STCF03I. The master then generates a STOP bit and the communication is over. See *Figure 9* below.





7.9 Interface protocol

The interface protocol is composed of (*Table 8*):


- A start condition (START)
- A Device address + R/W bit (read =1 / write =0)
- A Register address byte
- A sequence of data n* (1 byte + acknowledge)
- A stop condition (STOP)



The register address byte determines the first register in which the read or write operation takes place. When the read or write operation is finished, the register address is automatically increased.


7.10 Writing to multiple registers with incremental addressing


It would be unpractical to send several times the device address and the address of the register when writing to multiple registers. STCF03I supports writing to multiple registers with incremental addressing. When data is written to a register, the address register is automatically increased, so the next data can be sent without sending the device address and the register address again. See *Figure 10* below.



7.11 Reading from a single register

The reading operation starts with a START bit followed by the 7 bit device address of 3.0000 models. The 8th bit is the R/W bit, which is 0 in this case. STCF03I confirms the receiving of the address + R/W bit by an acknowledge pulse. The address of the register which should be read is sent afterwards and confirmed again by an acknowledge pulse of STCF03I again. Then the master generates a START bit again and sends the device address followed by the R/W bit, which is 1 now. STCF03I confirms the receiving of the address + R/W bit by an acknowledge pulse and starts to send the data to the master. No acknowledge pulse from the master is required after receiving the data. Then the master generates a STOP bit to terminate the communication. See *Figure 11*






7.12 Reading from multiple registers with incremental addressing

Reading from multiple registers starts in the same way like reading from a single register. As soon as the first register is read, the register adhress is automatically increased. If the master generates an acknowledge pulse after receiving the data from the first register, then reading of the next register can start immediately without sending the device address and the register address again. The last acknowledge pulse before the STOP bit is not required. See the *Figure 12*.





8 **Description of internal registers**

Table 9.	I ² C register mapping function	
----------	--	--

Register name	SUB ADDRESS (hex)	Operation
CMD_REG	00	R / W
DIM_REG	01	R/W
AUX_REG	02	R / W
STAT_REG	03	R only

Table 10. **Command register**

CMD_REG (write mode)	MSB						300	LSB
SUB ADD=00	PWR_ON	TRIG_EN	TCH_ON	NTC_ON	FTIM_3	F7IM_2	FTIM_1	FTIM_0
Power ON RESET Value	0	0	0	0	¢ C	0	0	0
8.1 PW	R ON			-105	210			

8.1 **PWR ON**

When set, it activates all analog and power internal blocks including the NTC supporting circuit, and the device is ready to operate (ready mode). As long as PWR_ON=0, only the I²C interface is active, minimizing Stand-by Mode power consumption.

8.2 TRIG EN

This bit is AND-ed with the TRIG pin to generate the internal signal FL_ON that activates flash mode. By this way, both soft-triggering and hard-triggering of the flash are made coscible. If soft-triggering (through I²C) is chosen, the TRIG pin is not used and must be kept HIGH (VI). If hard-triggering is chosen, then the TRIG pin has to be connected to a μP I/O devoted to flash timing control, and the TRIG_EN bit must be set in advance. Both triggering modes can benefit of the internal flash time counter, that uses the TRIG_EN bit and can work either as a safety shut-down timer or as a flash duration timer. Flash mode can start only if PWR_ON=1. LED current is controlled by the value set by the FDIM_0~3 of the DIM_REG.

8.3 TCH ON

When set from ready mode, the STCF03I enters torch mode. The LED current is controlled by the value set by the TDIM 0~3 of the DIM REG.

8.4 NTC ON

When the NTC_ON bit is set to HIGH and the device is in ready mode, then the comparators that monitor the LED temperature are activated. NTC-related blocks are always active regardless of this bit in torch mode and flash mode.

<u>ل ک</u>

8.5 **FTIM 0~3**

This 4-bits register defines the maximum flash duration. It is intended to limit the energy dissipated by the LED to a maximum safe value or to leave to the STCF03I the control of the flash duration during normal operation. Values from 0~15 correspond to 0~1.5 s (100 ms steps). The timing accuracy is related to the internal oscillator frequency that clocks the flash time counter (+/-20%, TBD). Entering flash mode (either by soft or hard triggering) activates the flash time counter, which begins counting down from the value loaded in the F_TIM register. When the counter reaches zero, flash mode is stopped by resetting TRIG_EN bit, and simultaneously the ATN pin is set to true (LOW) to alert the μ P that the maximum time has been reached. FTIM value remains unaltered at the end of the count.

Table 11. **Dimming register**


	,							
DIM_REG (write mode)	MSB						UCU	LSB
SUB ADD=01	TDIM_3	TDIM_2	TDIM_1	TDIM_0	FDIM_3	FDIN_2	FDIM_1	FDIM_0
Power ON, SHUTDOWN MODE RESET Value	0	0	0	0	00	0	0	0
8.6 TDIM	0~3			ws ⁰				

8.6 **TDIM 0~3**

These 4 bits define the LED current in Lorch mode with 16 values fitting an exponential law. Max torch current value is 25% of max flash current. (Figure 13)

8.7 **FDIM 0~3**

These 4 bits define the LED current in flash mode with 16 values fitting an exponential law. The may value of the current is set by the external resistors R_{FL} and R_{TR}. (Figure 13)



Note: LED current values refer to R_{FI} =0.27 Ω , R_{TR} =1.8 Ω



Table 12.	Auxiliary register
-----------	--------------------

AUX_REG (write mode)	MSB							LSB
SUB ADD=02	AUXI_3	AUXI_2	AUXI_1	AUXI_0	AUXT_3	AUXT_2	AUXT_1	AUXT_0
Power ON, SHUTDOWN MODE RESET Value	0	0	0	0	0	0	0	0

8.8 AUXI_0~3

This 4 bits register defines the AUX LED current from 0 to 20 mA. See AUX LED dimming table for reference. Loading any value between 1 and 15 also starts the AUX LED current source timer, if enabled. The AUX LED current source is active only in ready mode, and is deactivated in any other mode.

8.9 AUXT_0~3

This 4 bit register controls the timer that defines $\mathfrak{u} \in ON$ -time of the AUX LED current source. ON-time starts when the AUXI register is loaded with any value other than zero, and stops after the time defined in the AUXI register. Values from 1 to 14 of the AUXT register correspond to an ON-time of the AUX LED ranging from 100 to 1400 ms in 100 ms steps. The value 15 puts the AUX LED to the continuous light mode. The activation/deactivation of the AUX LED current source is controlled using only the AUXI register.

AUXI (hex)	0	1	.?	3	4	5	6	7	8	9	А	В	С	D	Е	F
AUX LED current [mA]	0.0	1.3	2.6	4.0	5.3	6.6	8.0	9.3	10.6	12.0	13.3	14.6	16.0	17.3	18.6	20.0

Table 13. Auxiliary LED dimning table ⁽¹⁾

1. 20 mA put current is achievable only if the supply voltage is higher than 3.3 V.

ane	14.		orcn	mod	le a	na r	lasi	1 mc	bae	aimi	ning	g reg	jiste	ers s	setti	ngs								
T_DIM (hex)	0	1	2	3	4	5	6	7	8	9	А	в	С	D	Е	F								
F_DIM (hex)									0	1	2	3	4	5	6	7	8	9	А	в	С	D	Е	F
LED current [mA]	16	19	23	27	32	39	46	55	65	77	92	109	124	147	175	209	248	296	352	418	498	592	705	840
Internal step	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
V _{REF1} [mV]	33	40	47	56	67	80	95	113	134	160	190	227	33	40	47	56	67	79	95	113	134	160	190	227
Sense Resist.	R _{FL} + R _{TR}	+	+	+	R _{FL} + R _{TR}	+	R _{FL}																	

fanie 14. Torch mode and Flash mode dimming registers settings

Note: LED current values refer to R_{FL} =0.27 Ω , R_{TR} =1.8 Ω .



Table 15.Status register

STAT_REG (read mode)	MSB							LSB
SUB ADD=03	N/A	F_RUN	LED_F	NTC_W	NTC_H	OT_F	N/A	VOUTOK_N
Power ON, SHUTDOWN MODE RESET Value	0	0	0	0	0	0	0	0

8.10 F_RUN

This bit is kept HIGH by the STCF03I during flash mode. By checking this bit, the μ P can verify if the flash mode is running or has been terminated by the time counter.

8.11 LED_F

This bit is set by the STCF03I when the voltage seen on the LED pin is $V_{REF2} > 5.3$ V during a torch or flash operation. This condition can be caused by an open LED, indicating a LED failure. The device automatically goes into Ready node to avoid damage. Internal high frequency filtering avoids false detections. This with is reset by the STCF03I following a read operation of the STAT_REG.

8.12 NTC_W

This bit is set HIGH by the STCF03I and the ATN pin is pulled down, when the voltage seen on the pin Rx excepts $V_{REF4} = 0.56$ V. This threshold corresponds to a warning temperature value at the LED neasured by the NTC. The device is still operating, but a warning is sent to the μ P. This bit is reset by the STCF03I following a read operation of the STAT_REG.

8.13 NFC_H

This bit is set HIGH by the STCF03I and the ATN pin is pulled down, when the voltage seen on the pin Rx exceeds V_{REF5} . This threshold (1.2 V) corresponds to an excess temperature value at the LED measured by the NTC. The device is put in ready mode to avoid damaging the LED. This bit is reset by the STCF03I following a read operation of the STAT_REG.

8.14 OT_F

This bit is set HIGH by the STCF03I and the ATN pin is pulled down, when the chip overtemperature protection (~140°C) has put the device in ready mode. This bit is reset by the STCF03I following a read operation of the STAT_REG.



8.15 VOUTOK_N

This bit is set by the STCF03I. It is used to protect the device, if the output is shorted. The VOUTOK_N bit is set to HIGH at the start-up. Then a current generator of 20 mA charges the output capacitor for 360 μ s typ. and it detects when the output capacitor reaches 100 mV. If this threshold is reached the bit is set to LOW. If the output is shorted to ground or the LED is shorted, this threshold is never reached: the bit stays HIGH, ATN pin is pulled down and the device will not start. This bit is reset following a read operation of the STAT_REG






Table 16. Status register details

Bit Name	F_RUN (STAT_REG)	LED F (3.14) _REG)	NTC_W (STAT_REG)	NTC_H (STAT_REG)	OT_F (STAT_REG)	VOUTOK_N (STAT_REG)
Default value	0	0	0	0	0	0
Latched ⁽¹⁾	NO	YES	YES	YES	YES	YES
Forces Ready mode when set	NO	YES	NO	YES	YES	YES
Sets ATN LOW when set	NO	YES	YES	YES	YES	YES

1. YES means that the bit is set by internal signals and is reset to default by an I²C read operation of STAT_REG NO means that the bit is set and reset by internal signals in real-time.

9 Detailed description

9.1 PowerON reset

This mode is initiated by applying a supply voltage above the VPW_ON RESET threshold value. An internal timing (~1 μ s) defines the duration of this status. The logic blocks are powered, but the device doesn't respond to any input. The registers are reset to their default values, the ATN and SDA pins are in high-Z, and the I²C slave address is internally set by reading the ADD pin configuration. After the internally defined time has elapsed, the STCF03I automatically enters the Stand-by mode.

9.2 Shutdown

In this mode, only the I²C interface is alive, accepting I²C commands and register settings. The device enters this mode: automatically from power ON reset states; by resetting the PWR_ON bit from other operation modes. Power consumption is ot the minimum (1 µA typ).

9.3 Ready mode

In this mode all internal blocks are turned ON, but the DC/DC converter is disabled and the white LED is disconnected. The NTC circuit can be activated to monitor the temperature of the LED and I²C commands and register settings are allowed to be executed immediately. Only in this mode the auxiliary LED is operational and can be turned ON and set at the desired brightness using the AUX REGISTER. The device enters this mode: from stand-by by setting the PWR_ON bit; from flash operation by resetting the TRIG pin or the TRIG_EN bit or automatically from flash operation when the time counter reaches zero; from torch operation by resetting the TCH_ON bit. The device automatically enters this mode also when an overced or an abnormal condition has been detected during flash or torch operation (Table 16: Status register details:).

9.4

Single or multiple Flash using external (µP) temporization

To avoid the I²C bus time latency, it is recommended to use the dedicated TRIG pin to define the flash duration (hard-triggering). The TRIG_EN bit of CMD_REG should be set before starting each flash operation, because it could have been reset automatically in the previous flash operation. The flash duration is determined by the pulse length that drives the TRIG pin. As soon as the flash is activated, the system needs typically 1.2 ms to ramp up the output current on the Power LED. The internal time counter will time-out flash operation and keep the LED dissipated energy within safe limits in case of Software deadlock; FTIM register has to be set first, either in stand-by or in ready mode. Multiple flashes are possible by strobing the TRIG pin. Time out counter will cumulate every flash on-time until the defined time out is reached unless it is reloaded by updating the CMD_REG. After a single or multiple flash operations are timed-out, the device automatically goes into Ready mode by resetting the TRIG_EN bit, and also resets the F_RUN bit. The ATN pin is pulled down to inform the µP that the STAT_REG has been updated.

