imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





ТАВ

G(1)

O

DPAK

Figure 1: Internal schematic diagram

D(2, TAB) O

S(3) Ô

STD30N6LF6AG

R_{DS(on)} max.

25 mΩ

Automotive-grade N-channel 60 V, 19 mQ typ., 24 A STripFET[™] F6 Power MOSFET in a DPAK package

Datasheet - production data

ΙD

24 A

Ртот

40 W



Order code VDS STD30N6LF6AG 60 V

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance •
- Very low gate charge •
- High avalanche ruggedness
- Low gate drive power loss

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFET™ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R_{DS(on)} in all packages.

Table 1: Device summary

AM01475v1 Tab

Order code	Marking	Package	Packing
STD30N6LF6AG	30N6LF6	DPAK	Tape and Reel

DocID028036 Rev 1

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A package information	9
	4.2	DPAK (TO-252) packing information	12
5	Revisio	n history	14



1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	±20	V
	Drain current (continuous) at T _{case} = 25 °C		٨
Ι _D	Drain current (continuous) at T _{case} = 100 °C	17	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	96	А
Ρτοτ	T Total dissipation at $T_{case} = 25 \text{ °C}$		W
Eas ⁽²⁾	E _{AS} ⁽²⁾ Single pulse avalanche energy		mJ
T _{stg}	T _{stg} Storage temperature		°C
Tj	Operating junction temperature	-55 to 175	-U

Notes:

 $^{\left(1\right) }$ Pulse width is limited by safe operating area.

 $^{(2)}$ starting T_{j} = 25 °C, I_{D} = 24 A, V_{DD} = 43.5 V.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	3.75	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	35	°C/W

Notes:

 $^{(1)}$ When mounted on a 1-inch 2 FR-4 board, 2 oz Cu.



2 Electrical characteristics

 $(T_{case} = 25 \text{ °C unless otherwise specified})$

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS}=0~V,~I_D=250~\mu A$	60			V
Zara gata valtaga drain		$V_{GS}=0~V,~V_{DS}=60~V$			1	
220	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 60 V,$ $T_{case} = 125 \text{ °C}$			100	μA
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 250 \; \mu\text{A}$	1		2.5	V
D	Static drain-source on-	$V_{GS}=10~V,~I_{D}=12~A$		19	25	mΩ
R _{DS(on)}	resistance	$V_{GS} = 4.5 V, I_D = 12 A$		24	30	11122

Table	95: Dy	ynamic
-------	--------	--------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	1320	-	
C _{oss}	Output capacitance	V _{DS} = 25 V, f = 1 MHz,	-	88.5	-	рF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	58	-	p.
Qg	Total gate charge	V _{DD} = 30 V, I _D = 24 A,	-	26	-	
Q _{gs}	Gate-source charge	$V_{GS} = 10 V$ (see <i>Figure 14:</i>	-	6	-	nC
Q _{gd}	Gate-drain charge	"Gate charge test circuit")	-	3.3	-	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30 V, I_D = 12 A,$	-	10	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Switching times	-	19	-	
$t_{d(off)}$	Turn-off delay time	test circuit for resistive load"	-	56	-	ns
t _f	Fall time	and Figure 18: "Switching time waveform")	-	7	-	



Electrical characteristics

FUAG								
	Table 7: Source-drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
I _{SD}	Source-drain current		-		24	А		
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		96	А		
V _{SD} ⁽²⁾	Forward on voltage	V_{GS} = 0 V, I_{SD} = 24 A	-		1.3	V		
t _{rr}	Reverse recovery time	I_{SD} = 24 A, di/dt = 100 A/µs,	-	22.4		ns		
Qrr	Reverse recovery charge	V_{DD} = 48 V, T_J = 150 °C (see Figure 15: "Test circuit for	-	22.2		nC		
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	2		A		


Notes:


⁽¹⁾ Current is limited by package.


⁽²⁾ Pulse test: pulse duration = $300 \ \mu$ s, duty cycle 1.5%.



2.1










DocID028036 Rev 1



Electrical characteristics












3 Test circuits







57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 DPAK (TO-252) type A package information




Figure 19: DPAK (TO-252) type A package outline



Package information


STD30N6LF6AG

nformation	STD30N6LF6AG		
	Table 8: DPAK (TO-252	2) type A mechanical dat	ta
Dim.		mm	
Dini.	Min.	Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°



STD30N6LF6AG

Package information







DPAK (TO-252) packing information






Figure 22: DPAK (TO-252) reel outline

Package information




	Table 9: DPAK (TO-252) tape and reel mechanical data				
	Таре			Reel	
Dim	mm		Dim	1	mm
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	e qty.	2500
P1	7.9	8.1	Bulk	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

Table 9: DPAK (TO-252) tape and reel mechanical data



DocID028036 Rev 1

Revision history 5

Table 10: Document revision history

Date	Revision	Changes
30-Jun-2015	1	First release.



STD30N6LF6AG

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

