

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









STD40P8F6AG

Automotive-grade P-channel -80 V, 18.5 mΩ typ., -40 A STripFET™ F6 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DSS}	R _{DS(on)} max.	lσ
STD40P8F6AG	-80 V	28 mΩ	-40 A

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFETTM F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STD40P8F6AG	40P8F6	DPAK	Tape and reel

Contents STD40P8F6AG

Contents

1	Electric	eal ratings	3
2		eal characteristics	
		Electrical characteristics (curves)	
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK type A2 package information	10
	4.2	DPAK packing information	13
5	Revisio	n history	15

STD40P8F6AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	-80	V
V_{GS}	Gate-source voltage	±20	V
ΙD	Drain current (continuous) at T _C = 25 °C	-40	Α
ΙD	Drain current (continuous) at T _C = 100 °C	-28	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	-160	Α
Ртот	Total dissipation at T _C = 25 °C	100	W
Eas	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = -40$ A, $V_{DD} = -60$ V)	240	mJ
T _{stg}	Storage temperature range	-55 to 175	00
Tj	Junction temperature range		°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	1.5	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb max ⁽¹⁾	50	°C/W

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

⁽¹⁾When mounted on 1 inch² FR-4, 2 Oz copper board.

Electrical characteristics STD40P8F6AG

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = -1 \text{ mA}$	-80			٧
	Zaro goto voltago Droin	$V_{GS} = 0 \text{ V}, V_{DS} = -60 \text{ V}$			-1	μΑ
IDSS	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = -60 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			-10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-2		-4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = -10 V, I _D = -20 A		18.5	28	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	4112	-	pF
Coss	Output capacitance	$V_{DS} = -25 \text{ V}, f = 1 \text{ MHz},$	-	366	1	рF
C _{rss}	Reverse transfer capacitance	V _{GS} = 0 V	-	188	-	pF
Qg	Total gate charge	$V_{DD} = -40 \text{ V}, I_{D} = -40 \text{ A},$	-	73	1	nC
Qgs	Gate-source charge	$V_{GS} = -10 \text{ V}$ (see <i>Figure 14</i> :	-	17.1	-	nC
Q_{gd}	Gate-drain charge	"Gate charge test circuit")	-	18	-	nC

 $^{^{(1)}\}mbox{Defined}$ by design, not subject to production test.

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = -40 \text{ V}, I_D = -20 \text{ A}, R_G = 4.7 \Omega,$	-	17.5	-	ns
tr	Rise time	V _{GS} = -10 V (see <i>Figure 13</i> :		28.5	-	ns
t _{d(off)}	Turn-off-delay time	"Switching times test circuit for resistive load")	-	68.5	-	ns
tf	Fall time		-	34.5	-	ns

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		1		-40	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		-160	Α
V _{SD} (2)	Forward on voltage	V _{GS} = 0 V, I _{SD} = -40 A	ı		-1.2	V
t _{rr}	Reverse recovery time	I _{SD} = -40 A, di/dt = 100 A/μs,	1	35		ns
Q _{rr}	Reverse recovery charge	V _{DD} = -64 V, (see Figure 15: "Test circuit for inductive load switching	-	44		nC
I _{RRM}	Reverse recovery current	and diode recovery times")		-2.5		Α

Notes:

 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.


 $^{^{(2)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%.


2.1 Electrical characteristics (curves)



For the P-channel Power MOSFET, current and voltage polarities are reversed.

Figure 3: Thermal impedance K GADG1907201611532TH δ =0.5 0.05 0.05 0.02 Z_{lh} =K*R_{lhi-c} δ =t_p/T δ =t_p/T δ =10⁻⁵ 10⁻⁴ 10⁻³ 10⁻² t_p (s)










Figure 8: Capacitance variations C (pF) GADG190720161223CVR Ciss 10³ f = 1 MHz C_{oss} C_{rss} 10² 10 20 $\overline{V}_{DS}(V)$ 30 40 50 60 70

Figure 9: Normalized $V_{(BR)DSS}$ vs temperature $V_{(BR)DSS}$ (norm.) $I_D = 1 \text{ mA}$ $I_{D} = 1 \text{ mA}$






Test circuits STD40P8F6AG

3 Test circuits

Figure 13: Switching times test circuit for resistive load

Figure 14: Gate charge test circuit

Figure 14: Gate charge test circuit



STD40P8F6AG Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 DPAK type A2 package information

Figure 16: DPAK (TO-252) type A2 package outline E -THERMAL PAD c2 - *E1* -L2 D <u>b(</u>2x) R C SEATING PLANE (L1)

0068772_type-A2_rev21

V2


GAUGE PLANE

Table 8: DPAK (TO-252) type A2 mechanical data

Dim	mm				
Dim.	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
Е	6.40		6.60		
E1	5.10	5.20	5.30		
е	2.16	2.28	2.40		
e1	4.40		4.60		
Н	9.35		10.10		
L	1.00		1.50		
L1	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		

Package information STD40P8F6AG

1.8 MIN




FP_0068772_21

Figure 17: DPAK (TO-252) recommended footprint (dimensions are in mm)

STD40P8F6AG Package information

4.2 DPAK packing information

Figure 18: DPAK (TO-252) tape outline



40mm min. access hole at slot location С Ν Α G measured Tape slot at hub in core for Full radius tape start 2.5mm min.width

Figure 19: DPAK (TO-252) reel outline

Table 9: DPAK (TO-252) tape and reel mechanical data

AM06038v1

	Tape		Reel		
Dim.	mm		Dim.	n	nm
Dilli.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	Α		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	qty.	2500
P1	7.9	8.1	Bulk	qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

STD40P8F6AG Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
19-Jul-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved