



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




Digital temperature sensor and thermal watchdog

Datasheet – production data

Features

- Measures temperatures from
–55 °C to +125 °C (–67 °F to +257 °F)
 - ±0.5 °C (typ) accuracy
 - ±2 °C (max) accuracy from
–25 °C to +100 °C
- Low operating current: 125 µA (typ)
- No external components required
- 2-wire I²C/SMBus-compatible serial interface
 - Selectable serial bus address allows
connection of up to eight devices on the
same bus
- Thermometer resolution is user-configurable
from 9 (default) to 12 bits (0.5 °C to 0.0625 °C)
- 9-bit conversion time is 150 ms (max)
- Programmable temperature threshold and
hysteresis set points
- Wide power supply range - operating voltage
range: 2.7 V to 5.5 V
- Pin- and software-compatible with DS75 (drop-
in replacement)
- Power-up defaults permit standalone operation
as thermostat
- Shutdown mode to minimize power
consumption
- Separate open drain output pin operates as an
interrupt or comparator/thermostat output (dual
purpose event pin)
- MSOP8 (TSSOP8) package



Contents

1	Description	6
1.1	Serial communications	6
1.2	Temperature sensor output	6
1.3	Pin descriptions	9
1.3.1	SDA (open drain)	9
1.3.2	SCL	9
1.3.3	$\overline{\text{OS}}/\text{INT}$ (open drain)	9
1.3.4	GND	9
1.3.5	A2, A1, A0	9
1.3.6	V_{DD}	9
2	Operation	10
2.1	Applications information	11
2.2	Thermal alarm function	12
2.3	Comparator mode	12
2.4	Interrupt mode	13
2.5	Fault tolerance	14
2.6	Shutdown mode	14
2.7	Temperature data format	15
3	Functional description	16
3.1	Registers and register set formats	16
3.1.1	Command/pointer register	16
3.1.2	Configuration register	17
3.1.3	Temperature register	18
3.1.4	Overlimit temperature register (T_{OS})	18
3.1.5	Hysteresis temperature register (T_{HYS})	19
3.2	Power-up default conditions	19
3.3	Serial interface	20
3.4	2-wire bus characteristics	20
3.4.1	Bus not busy	20
3.4.2	Start data transfer	20
3.4.3	Stop data transfer	20

3.4.4	Data valid	21
3.4.5	Acknowledge	22
3.5	READ mode	23
3.6	WRITE mode	25
4	Typical operating characteristics	27
5	Maximum ratings	28
6	DC and AC parameters	29
7	Package mechanical data	32
8	Part numbering	36
9	Revision history	37

List of tables

Table 1.	Signal names	7
Table 2.	Fault tolerance setting	14
Table 3.	Relationship between temperature and digital output.	15
Table 4.	Command/pointer register format	16
Table 5.	Register pointers selection summary	16
Table 6.	Configuration register format	17
Table 7.	Programmable resolution configurations	17
Table 8.	Temperature register format	18
Table 9.	T _{OS} and T _{HYS} register format	19
Table 10.	STDS75 serial bus slave addresses	20
Table 11.	Absolute maximum ratings	28
Table 12.	Operating and AC measurement conditions	29
Table 13.	DC and AC characteristics	30
Table 14.	AC characteristics	31
Table 15.	MSOP8 (TSSOP8) – 8-lead, thin shrink small outline (3 mm x 3 mm) package mechanical data	33
Table 16.	Carrier tape dimensions for MSOP8 (TSSOP8) package	34
Table 17.	Reel dimensions for 12 mm carrier tape - MSOP8 (TSSOP8) package	35
Table 18.	Ordering information scheme	36
Table 19.	Document revision history	37

List of figures

Figure 1.	Logic diagram	7
Figure 2.	Connections	8
Figure 3.	Functional block diagram	8
Figure 4.	Typical 2-wire interface connection diagram	11
Figure 5.	\overline{OS} output temperature response diagram	13
Figure 6.	Serial bus data transfer sequence	21
Figure 7.	Acknowledgement sequence	22
Figure 8.	Slave address location	23
Figure 9.	Typical 2-byte READ from preset pointer location (e.g. temp - T_{OS} , T_{HYS})	24
Figure 10.	Typical pointer set followed by an immediate READ for 2-byte register (e.g. temp).	24
Figure 11.	Typical 1-byte READ from the configuration register with preset pointer	24
Figure 12.	Typical pointer set followed by an Immediate READ from the configuration register.	25
Figure 13.	Configuration register WRITE.	25
Figure 14.	T_{OS} and T_{HYS} WRITE.	26
Figure 15.	Temperature variation vs. voltage	27
Figure 16.	Bus timing requirements sequence	31
Figure 17.	MSOP8 (TSSOP8) – 8-lead, thin shrink small outline (3 mm x 3 mm) package mechanical drawing	33
Figure 18.	Carrier tape for MSOP8 (TSSOP8) package	34
Figure 19.	Reel schematic	35

1 Description

The STDS75 is a high-precision CMOS (digital) temperature sensor IC with a delta-sigma analog-to-digital (ADC) converter and an I²C-compatible serial digital interface. It is targeted for general applications such as personal computers, system thermal management, electronics equipment, and industrial controllers, and is packaged in the industry-standard 8-lead TSSOP package.

The device contains a bandgap temperature sensor and programmable 9- to 12-bit ADC which monitor and digitize the temperature to a resolution up to 0.0625 °C. The STDS75 is typically accurate to (±3 °C - max) over the full temperature measurement range of –55 °C to 125 °C with ±2 °C accuracy in the –25 °C to +100 °C range. At power-up, the STDS75 defaults to 9-bit resolution for software compatibility with the STLM75.

The STDS75 is specified for operating at supply voltages from 2.7 V to 5.5 V. Operating at 3.3 V, the supply current is typically (125 µA).

The onboard delta-sigma analog-to-digital converter (ADC) converts the measured temperature to a digital value that is calibrated in °C; for Fahrenheit applications a lookup table or conversion routine is required.

The STDS75 is factory-calibrated and requires no external components to measure temperature.

1.1 Serial communications

The STDS75 has a simple 2-wire I²C-compatible digital serial interface which allows the user to access the data in the temperature register at any time. It communicates via the serial interface with a master controller which operates at speeds up to 400kHz. Three pins (A0, A1, and A2) are available for address selection, and enable the user to connect up to 8 devices on the same bus without address conflict.

In addition, the serial interface gives the user easy access to all STDS75 registers to customize operation of the device.

1.2 Temperature sensor output


The STDS75 temperature sensor has a dedicated open drain overlimit signal/alert ($\overline{OS}/INT/Alert$) output which features a thermal alarm function. This function provides a user-programmable trip and turn-off temperature. It can operate in either of two selectable modes:

- *Comparator mode*, and
- *Interrupt mode*.

At power-up the STDS75 comes up in 9-bit mode and immediately begins measuring the temperature and converting the temperature to a digital value. The resolution of the digital output data is user-configurable to 9, 10, 11, or 12 bits which correspond to temperature increments of 0.5 °C, 0.25 °C, 0.125 °C, and 0.0625 °C, respectively.

The measured temperature value is compared with a temperature limit (which is stored in the 16-bit (T_{OS}) READ/WRITE register), and the hysteresis temperature (which is stored in the 16-bit (T_{HYS}) READ/WRITE register). If the measured value exceeds these limits, the \overline{OS}/INT pin is activated (see [Figure 3 on page 8](#)).

Figure 1. Logic diagram



1. SDA and \overline{OS}/INT are open drain.

Note: See [Pin descriptions on page 9](#) for details.


Table 1. Signal names

Pin	Symbol/name	Type/direction	Description
1	SDA ⁽¹⁾	Input/ output	Serial data input/output
2	SCL	Input	Serial clock input
3	\overline{OS}/INT ⁽¹⁾	Output	Overlimit signal/interrupt alert output
4	GND	Supply ground	Ground
5	A ₂	Input	Address2 input
6	A ₁	Input	Address1 input
7	A ₀	Input	Address0 input
8	V _{DD}	Supply power	Supply voltage (2.7 V to 5.5 V)

1. SDA and \overline{OS}/INT are open drain.

Note: See [Pin descriptions on page 9](#) for details.


Figure 2. Connections



1. SDA and $\overline{\text{O.S./INT}}$ are open drain.

Note: See [Pin descriptions on page 9](#) for details.

Figure 3. Functional block diagram



1.3 Pin descriptions

See [Figure 1 on page 7](#) and [Table 1 on page 7](#) for a brief overview of the signals connected to this device.

1.3.1 SDA (open drain)

This is the serial data input/output pin for the 2-wire serial communication port.

1.3.2 SCL

This is the serial clock input pin for the 2-wire serial communication port.

1.3.3 $\overline{\text{OS}}/\text{INT}$ (open drain)

This is the overlimit signal/interrupt alert output pin. It is open drain, so it needs a pull-up resistor.

Note: The open drain thermostat output that indicates if the temperature has exceeded user-programmable limits (over/under temperature indicator).

1.3.4 GND

Ground; it is the reference for the power supply. It must be connected to system ground.

1.3.5 A2, A1, A0

A2, A1, and A0 are selectable address pins for the 3 LSBs of the I²C interface address. They can be set to V_{DD} or GND to provide 8 unique address selections.

1.3.6 V_{DD}

This is the supply voltage pin, and ranges from +2.7 V to +5.5 V.

2 Operation

After each temperature measurement and analog-to-digital conversion, the STDS75 stores the temperature as a 16-bit two's complement number in the 2-byte temperature register (see [Table 8: Temperature register format](#)). The most significant bit (S, bit 15) indicates if the temperature is positive or negative:

- for positive numbers S = 0, and
- for negative numbers S = 1.

The most recently converted digital measurement can be read from the temperature register at any time. Since temperature conversions are performed in the background, reading the temperature register does not affect the operation in progress.

Bits 3 through 0 of the temperature register are hardwired to logic '0.' When the STDS75 is configured for 12-bit resolution, the 12 MSBs (bits 15 through 4) of the temperature register will contain temperature data. For 11-bit resolution, the 11 MSBs (bits 15 through 5) of the temperature register will contain data, and bit 4 will read out as logic '0.' For 10-bit resolution, the 10 MSBs (bits 15 through 6) will contain data, and for 9-bit resolution the 9 MSBs (bits 15 through 7) will contain data and all unused LSBs will contain '0's.

[Table 3 on page 15](#) gives examples of 12-bit resolution digital output data and the corresponding temperatures. The data is compared to the values in the T_{OS} and T_{HYS} registers, and then the \overline{OS}/INT is updated based on the result of the comparison and the operating mode. The number of T_{OS} and T_{HYS} bits used during the thermostat comparison is equal to the conversion resolution set by the FT1 and FT0 bits in the configuration register. For example, if the resolution is 9 bits, only the 9 MSBs of T_{OS} and T_{HYS} will be used by the thermostat comparator. The alarm fault tolerance is controlled by the FTI and FTO bits in the configuration register. They are used to set up a fault queue. This prevents false tripping of the \overline{OS}/INT pin when the STDS75 is used in a noisy environment (see [Table 2 on page 14](#)).

The active state of the \overline{OS}/INT output can be changed via the polarity (POL) bit in the configuration register. The power-up default is active-low.

If the user does not wish to use the thermostat capabilities of the STDS75, the \overline{OS}/INT output should be left floating.

Note: If the thermostat is not used, the T_{OS} and T_{HYS} registers can be used for general storage of system data.


2.1 Applications information

STDS75 digital temperature sensors are optimal for thermal management and thermal protection applications. They require no external components for operations except for pull-up resistors on SCL, SDA, and $\overline{\text{OS}}/\text{INT}$ outputs. A 0.1 μF bypass capacitor is recommended. The sensing device of STDS75 is the chip itself. The typical interface connection for this type of digital sensor is shown in [Figure 4 on page 11](#).

Intended applications include:

- System thermal management
- Computers/disk drivers
- Electronics/test equipment
- Power supply modules
- Consumer products
- Battery management
- Fax/printers management
- Automotive

Figure 4. Typical 2-wire interface connection diagram



1. SDA and $\overline{\text{OS}}/\text{INT}$ are open drain.

2.2 Thermal alarm function

The STDS75 thermal alarm function provides user-programmable thermostat capability and allows the STDS75 to function as a standalone thermostat without using the serial interface. The $\overline{\text{OS}}/\text{INT}$ output is the alarm output. This signal is an open drain output, and at power-up, this pin is configured with active-low polarity by default.

2.3 Comparator mode

In comparator mode, each time a temperature-to-digital (T-to-D) temperature conversion occurs, the new digital temperature is compared to the value stored in the T_{OS} and T_{HYS} registers. If a fault tolerance number of consecutive temperature measurements are greater than the value stored in the T_{OS} register, the $\overline{\text{OS}}/\text{INT}$ output will be activated.


For example, if the FT1 and FT0 bits are equal to “10” (fault tolerance = 4), four consecutive temperature measurements must exceed T_{OS} to activate the $\overline{\text{OS}}/\text{INT}$ output. Once the $\overline{\text{OS}}/\text{INT}$ output is active, it will remain active until the first time the measured temperature drops below the temperature stored in the T_{HYS} register.

When the thermostat is in comparator mode, the $\overline{\text{OS}}/\text{INT}$ can be programmed to operate with any amount of hysteresis. The $\overline{\text{OS}}/\text{INT}$ output becomes active when the measured temperature exceeds the T_{OS} value a consecutive number of times as defined by the FT1 and FT0 fault tolerance (FT) bits in the configuration register. The $\overline{\text{OS}}/\text{INT}$ then stays active until the first time the temperature falls below the value stored in T_{HYS} . Putting the device into shutdown mode does not clear $\overline{\text{OS}}/\text{INT}$ in comparator mode.

2.4 Interrupt mode

In Interrupt mode, the \overline{OS}/INT output first becomes active when the measured temperature exceeds the T_{OS} value a consecutive number of times equal to the FT value in the configuration register. Once activated, the \overline{OS}/INT can only be cleared by either putting the STDS75 into shutdown mode or by reading from any register (temperature, configuration, T_{OS} , or T_{HYS}) on the device. Once the \overline{OS}/INT has been deactivated, it will only be reactivated when the measured temperature falls below the T_{HYS} value a consecutive number of times equal to the FT value. *Figure 5* illustrates typical \overline{OS} output temperature response for STDS75 configured to have a fault tolerance of 2. The interrupt/clear process is cyclical between T_{OS} and T_{HYS} .

Figure 5. \overline{OS} output temperature response diagram



1. This assumes that a READ has occurred.

Note: The STDS75 is configured to have a fault tolerance of 2 in this example.

2.5 Fault tolerance

For both comparator and interrupt modes, the alarm “fault tolerance” setting plays a role in determining when the \overline{OS}/INT output will be activated. Fault tolerance refers to the number of consecutive times an error condition must be detected before the user is notified. Higher fault tolerance settings can help eliminate false alarms caused by noise in the system. The alarm fault tolerance is controlled by the bits (bits 4 and 3) in the configuration register. These bits can be used to set the fault tolerance to 1, 2, 4, or 6 as shown in [Table 2](#). At power-up, these bits both default to logic '0.'

Table 2. Fault tolerance setting

FT1	FT0	STDS75 (consecutive faults)	Comments
0	0	1	Power-up default
0	1	2	
1	0	4	
1	1	6	

Note: \overline{OS} output will be asserted one t_{CONV} after fault tolerance is met, provided that the error condition remains.

2.6 Shutdown mode

For power-sensitive applications, the STDS75 offers a low-power shutdown mode. The SD bit in the configuration register controls shutdown mode. When SD is changed to logic '1,' the conversion in progress will be completed and the result stored in the temperature register, after which the STDS75 will go into a low-power standby state. The \overline{OS}/INT output will be cleared if the thermostat is operating in interrupt mode and the \overline{OS}/INT will remain unchanged in comparator mode. The 2-wire interface remains operational in shutdown mode, and writing a '0' to the SD bit returns the STDS75 to normal operation.

2.7 Temperature data format

Table 3 shows the relationship between the output digital data and the external temperature for 12-bit resolution.

Temperature data for temperature, T_{OS} and T_{HYS} registers is represented by 9-bit, 10-bit, 11-bit, and 12-bit depending upon the resolution bits RC1, RC0 (bits 6 and 5) in the configuration register (see *Table 7 on page 17*). The default resolution is 9-bits.

The left-most bit in the output data stream controls temperature polarity information for each conversion. If the sign bit is '0', the temperature is positive and if the sign bit is '1', the temperature is negative.

Table 3. Relationship between temperature and digital output

Temperature								Digital output (HEX)	
	Sign	Number of bits used by conversion resolution	9	10	11	12	Always zero		
	12-bit resolution							0000	
	11-bit resolution						0	0000	
	10-bit resolution					0	0	0000	
	9-bit resolution				0	0	0	0000	
+125 °C	0	111	1101	0	0	0	0	0000	7D00
+25.0625 °C	0	001	1001	0	0	0	1	0000	1910
+10.125 °C	0	000	1010	0	0	1	0	0000	0A20
+0.5 °C	0	000	0000	1	0	0	0	0000	0080
0 °C	0	000	0000	0	0	0	0	0000	0000
-0.5 °C	1	111	1111	1	0	0	0	0000	FF80
-10.25 °C	1	111	0101	1	1	1	0	0000	F5E0
-25.0625 °C	1	110	0110	1	1	1	1	0000	E6F0
-55 °C	1	100	1001	0	0	0	0	0000	C900

3 Functional description

The STDS75 registers have unique pointer designations which are defined in [Table 5 on page 16](#). Whenever any READ/WRITE operation to the STDS75 register is desired, the user must “point” to the device register to be accessed.

All of these user-accessible registers can be accessed via the digital serial interface at anytime (see [Serial interface on page 20](#)), and they include:

- Command register/address pointer register
- Configuration register
- Temperature register
- Overlimit signal temperature register (T_{OS})
- Hysteresis temperature register (T_{HYS})

3.1 Registers and register set formats

3.1.1 Command/pointer register

The most significant bits (MSBs) of the command register must always be zero. Writing a '1' into any of these bits will cause the current operation to be terminated (see [Table 4](#)).

The command register retains pointer information between operations. Therefore, this register only needs to be updated once for consecutive READ operations from the same register. All bits in the command register default to '0' at power-up.

Table 4. Command/pointer register format

MSB							LSB
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	P1	P0
							Pointer

Table 5. Register pointers selection summary

Pointer Value (H)	P1	P0	Name	Description	Width (Bits)	Type (R/W)	Power-on default	Comments
00	0	0	TEMP	Temperature register	16	Read only	N/A	To store measured temperature data
01	0	1	CONF	Configuration register	8	R/W	00	
02	1	0	T _{HYS}	Hysteresis register	16	R/W	4800	Default = 75 °C
03	1	1	T _{OS}	Overtemperature shutdown	16	R/W	5000	Set point for overtemperature shutdown (T _{OS}) limit default = 80 °C

3.1.2 Configuration register

The configuration register is used to store the device settings such as device operation mode, $\overline{\text{OS}}/\text{INT}$ operation mode, $\overline{\text{OS}}/\text{INT}$ polarity, and $\overline{\text{OS}}/\text{INT}$ fault queue.

The configuration register allows the user to program various options such as conversion resolution (see [Table 7](#)), thermostat fault tolerance, thermostat polarity, thermostat operating mode, and shutdown mode. The user has READ/WRITE access to all of the bits in the configuration register except the MSB (bit7), which is reserved as a “Read only” bit (see [Table 6](#)). The entire register is volatile and thus powers-up in its default state only.

Table 6. Configuration register format

Byte	MSB							LSB
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
STDS75	Reserved	RC1	RC0	FT1	FT0	POL	M	SD
Default	0	0	0	0	0	0	0	0

Keys: SD = shutdown control bit
 M = thermostat mode⁽¹⁾
 POL = output polarity⁽²⁾
 FT0 = fault tolerance0 bit
 FT1 = fault tolerance1 bit
 RC0 = resolution conversion0 bit
 RC1 = resolution conversion1 bit
 Bit7 = must be set to '0.' Reserved

1. Indicates operation mode; 0 = comparator mode, and 1 = interrupt mode (see [Comparator mode on page 12](#) and [Interrupt mode on page 13](#)).

2. The $\overline{\text{OS}}/\text{INT}$ is active-low ('0').

Table 7. Programmable resolution configurations

RC1	RC0	Resolution		Conversion time	Remarks
0	0	9-bit	0.5 °C	150 ms	Default resolution
0	1	10-bit	0.25 °C	300 ms	
1	0	11-bit	0.125 °C	600 ms	
1	1	12-bit	0.0625 °C	1200 ms	

3.1.3 Temperature register

The temperature register is a two-byte (16-bit) “Read only” register (see [Table 8 on page 18](#)). Digital temperatures from the ADC are stored in the temperature register in two’s complement format, and the contents of this register are updated each time the A/D conversion is finished.

The user can read data from the temperature register at any time. When a T-to-D conversion is completed, the new data is loaded into a comparator buffer to evaluate fault conditions and will update the temperature register if a read cycle is not ongoing. If a READ is ongoing, the previous temperature will be read. Accessing the STDS75 continuously without waiting at least one conversion time between communications will prevent the device from updating the temperature register with a new temperature conversion result. Consequently, the STDS75 should not be accessed continuously with a wait time of less than t_{CONV} (max).

Depending on the A/D conversion resolution, the 9-, 10-, 11- or 12-bit MSBs of the register will contain temperature data. All unused bits following the digital temperature will be zero. The MSB (Bit 15) of the Temperature Register denotes whether the temperature data is positive or negative. A '0' in Bit 15 is positive and a '1' is negative.

Table 8. Temperature register format

Bytes	MS byte								LS byte							
	MSB	THSB							TLSB							LSB
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STDS75	SB	TMSB	TD	TD	TD	TD	TD	TD	9-bit LSB	10-bit LSB	11-bit LSB	12-bit LSB	0	0	0	0

- Keys: SB = two’s complement sign bit
- TMSB = temperature MSB
- TLSB = temperature LSB
- TD = temperature data

Note: These are comparable formats to the DS75 and LM75.

3.1.4 Overlimit temperature register (T_{OS})

The T_{OS} register is a two-byte (16-bit) READ/WRITE register that stores the user-programmable upper trip-point temperature for the thermal alarm in two’s complement format (see [Table 9 on page 19](#)). This register defaults to 80 °C at power-up (i.e., 0101 0000 0000 0000).

The format of the T_{OS} register is identical to that of the temperature register. The 4 LSBs of the T_{OS} register are hardwired to zero, so data written to these register bits will be ignored. The MSB position contains the sign bit for the digital temperature and bit 14 contains the temperature MSB.

The resolution setting for the A/D conversion determines how many bits of the T_{OS} register are used by the thermal alarm. For example, for 9-bit conversions, the trip-point temperature is defined by the 9 MSBs of the T_{OS} register, and all remaining bits are “Don’t cares.”

3.1.5 Hysteresis temperature register (T_{HYS})

T_{HYS} register is a two-byte (16-bit) READ/WRITE register that stores the user-programmable lower trip-point temperature for the thermal alarm in two's complement format (see [Table 9](#)). This register defaults to 75 °C at power-up (i.e., 0100 1011 0000 0000).

The format of this register is the same as that of the temperature register. The 4 LSBs of the T_{HYS} register are hardwired to zero, so data written to these bits is ignored. The MSB position contains the sign bit for the digital temperature and bit 14 contains the temperature MSB.

The resolution setting for the A/D conversion determines how many bits of the T_{HYS} register are used by the thermal alarm. For example, for 9-bit conversions, the hysteresis temperature is defined by the 9 MSBs of the T_{HYS} register, and all remaining bits are "Don't cares."

Table 9. T_{OS} and T_{HYS} register format

Bytes	MS byte								LS byte							
Bits	MSB	THSB							TLSB							LSB
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
STDS75	SB	TMSB	TD	TD	TD	TD	TD	TD	9-bit LSB	10-bit LSB	11-bit LSB	12-bit LSB	0	0	0	0

Keys: SB = two's complement sign bit
 TMSB = temperature MSB
 TLSB = temperature LSB
 TD = temperature data

Note: These are comparable formats to the DS75 and LM75.

3.2 Power-up default conditions

The STDS75 always powers up in the following default states:

- Thermostat mode = comparator mode
- Polarity = active-low
- Fault tolerance = 1 fault (i.e., relevant bits set to '0' in the configuration register)
- T_{OS} = 80 °C
- T_{HYS} = 75 °C
- Register pointer = 00 (temperature register)
- Conversion resolution = 9-bit (i.e., RC0 = 0 and RC1 = 0 in the configuration register; see [Table 7 on page 17](#))

Note: After power-up these conditions can be reprogrammed via the serial interface.

3.3 Serial interface

Writing to and reading from the STDS75 registers is accomplished via the two-wire serial interface protocol which requires that one device on the bus initiates and controls all READ and WRITE operations. This device is called the “master” device. The master device also generates the SCL signal which provides the clock signal for all other devices on the bus. These other devices on the bus are called “slave” devices. The STDS75 is a slave device (see [Table 10](#)). Both the master and slave devices can send and receive data on the bus.

During operations, one data bit is transmitted per clock cycle. All operations follow a repeating, nine-clock-cycle pattern that consists of eight bits (one byte) of transmitted data followed by an acknowledge (ACK) or not acknowledge (NACK) from the receiving device.

Note: There are no unused clock cycles during any operation, so there must not be any breaks in the data stream and ACKs/NACKs during data transfers. Conversely, having too few clock cycles can lead to incorrect operation if an inadvertent 8-bit READ from a 16-bit register occurs.

Table 10. STDS75 serial bus slave addresses

MSB							LSB
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1	0	0	1	A2	A1	A0	R/W

3.4 2-wire bus characteristics

The bus is intended for communication between different ICs. It consists of two lines: a bi-directional data signal (SDA) and a clock signal (SCL). Both the SDA and SCL lines must be connected to a positive supply voltage via a pull-up resistor.

- The following protocol has been defined:
- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high.
- Changes in the data line, while the clock line is high, will be interpreted as control signals.

Accordingly, the following bus conditions have been defined (see [Figure 6 on page 21](#)):

3.4.1 Bus not busy

Both data and clock lines remain high.

3.4.2 Start data transfer

A change in the state of the data line, from high to low, while the clock is high, defines the START condition.

3.4.3 Stop data transfer

A change in the state of the data line, from low to high, while the clock is high, defines the STOP condition.


3.4.4 Data valid

The state of the data line represents valid data when after a start condition, the data line is stable for the duration of the high period of the clock signal. The data on the line may be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition. The number of data bytes transferred between the start and stop conditions is not limited. The information is transmitted byte-wide and each receiver acknowledges with a ninth bit.

By definition a device that gives out a message is called “transmitter,” the receiving device that gets the message is called “receiver.” The device that controls the message is called “master.” The devices that are controlled by the master are called “slaves.”

Figure 6. Serial bus data transfer sequence




3.4.5 Acknowledge

Each byte of eight bits is followed by one acknowledge bit. This acknowledge bit is a low level put on the bus by the receiver whereas the master generates an extra acknowledge related clock pulse (see [Figure 7](#)). A slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is a stable low during the high period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line high to enable the master to generate the STOP condition.

Figure 7. Acknowledgement sequence



3.5 READ mode

In this mode the master reads the STDS75 slave after setting the slave address (see [Figure 8](#)). Following the WRITE mode control bit ($R/\overline{W}=0$) and the acknowledge bit, the word address 'An' is written to the on-chip address pointer.

There are two READ modes:

- Preset pointer locations (e.g. temperature, T_{OS} and T_{HYS} registers), and
- Pointer setting (the pointer has to be set for the register that is to be read)

Note: The temperature register pointer is usually the default pointer.

These modes are shown in the READ mode typical timing diagrams (see [Figure 9](#), [Figure 10](#), and [Figure 11 on page 24](#)).

Figure 8. Slave address location




Figure 9. Typical 2-byte READ from preset pointer location (e.g. temp - T_{OS} , T_{HYS})




Figure 10. Typical pointer set followed by an immediate READ for 2-byte register (e.g. temp)





Figure 11. Typical 1-byte READ from the configuration register with preset pointer



3.6 WRITE mode

In this mode the master transmitter transmits to the STDS75 slave receiver. Bus protocol is shown in *Figure 12*. Following the START condition and slave address, a logic '0' ($R/\bar{W} = 0$) is placed on the bus and indicates to the addressed device that word address will follow and is to be written to the on-chip address pointer.

These modes are shown in the WRITE mode typical timing diagrams (see *Figure 12*, and *Figure 13*, and *Figure 14 on page 26*).

Figure 12. Typical pointer set followed by an Immediate READ from the configuration register




Figure 13. Configuration register WRITE

