

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









STE60N105DK5

N-channel 1050 V, 0.110 Ω typ., 46 A MDmesh™ DK5 Power MOSFET in an ISOTOP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот
STE60N105DK5	1050 V	0.120 Ω	46 A	680 W

- Fast-recovery body diode
- Best R_{DS(on)} x area
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness

Applications

Switching applications

Description

This very high voltage N-channel Power MOSFET is part of the MDmesh $^{\mathsf{TM}}$ DK5 fast recovery diode series. The MDmesh $^{\mathsf{TM}}$ DK5 combines very low recovery charge (Qrr) and recovery time (trr) with an excellent improvement in $\mathsf{R}_{\mathsf{DS(on)}}$ * area and one of the most effective switching behaviors, ideal for half bridge and full bridge converters.

Table 1: Device summary

Order code	Marking	Packages	Packaging
STE60N105DK5	60N105DK5	ISOTOP	Tube

Contents STE60N105DK5

Contents

2 Electrical characteristics	
2.1 Electrical characteristics (curves)	
3 Test circuits	8
4 Package information	
4.1 ISOTOP package information	10
5 Revision history	12
Production of the state of the	

STE60N105DK5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	±30	V
1_	Drain current (continuous) at T _C = 25 °C	46	Α
l _D	Drain current (continuous) at T _C = 100 °C	30	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	184	Α
P _{TOT}	Total dissipation at T _C = 25 °C	680	W
dv/dt (2)	Peak diode recovery voltage slope	50	V/ns
dv/dt (3)	MOSFET dv/dt ruggedness	50	V/ns
V _{ISO}	Insulation withstand voltage (AC-RMS)	2.5	kV
Tj	Operating junction temperature range	EE to 1E0	°C
T _{stg}	Storage temperature range	-55 to 150	-0

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.184	°C/W
R _{thj-amb}	R _{thj-amb} Thermal resistance junction-ambient 30		- C/VV

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
IAS	Single pulse avalanche energy (pulse width limited by T _{JMAX})	16	Α
Eas	Single pulse avalanche energy (starting T _J = 25°C, I _D = I _{AS} , V _{DD} = 50 V)	1550	mJ

⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}I_{SD} \le 23$ A, di/dt ≤ 400 A/ μ s; $V_{DS peak} \le V_{(BR)DSS}$, $V_{DD} = 525$ V

 $^{^{(3)}}V_{DS} \le 840 \text{ V}$

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 5: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1$ mA, $V_{GS} = 0$ V	1050	CZ		٧
	Zara gata valtaga drain	$V_{DS} = 1050 \text{ V}, V_{GS} = 0 \text{ V}$	~	5/	1	μΑ
IDSS	Zero gate voltage drain current	$V_{DS} = 1050 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$	60		50	μΑ
I _{GSS}	Gate-body leakage current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	٧
R _{DS(on)}	Static drain-source on- resistance	V _G S = 10 V, I _D = 23 A		0.110	0.120	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance	100 V (1 MI)	ı	6675	-	pF
Coss	Output capacitance V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V		1	370	-	pF
Crss	Reverse transfer capacitance	VGS = 0 V	1	10	-	pF
C _{o(tr)} (1)	Equivalent capacitance time related		ı	630	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related V _{GS} = 0 V, V _{DS} = 0 to 840 V		ı	219	-	
Rg	Intrinsic gate resistance	f = 1 MHz open drain	1	3	-	Ω
Q_g	Total gate charge	$V_{DD} = 840 \text{ V}, I_D = 46 \text{ A},$	1	204	-	nC
Qgs	Gate-source charge V _{GS} = 10 V		-	36	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	133	-	nC

Notes:

⁽¹⁾Defined by design, not subject to production test

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS} .

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 525 \text{ V}, I_D = 23 \text{ A},$	ı	40.6	1	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	ı	64.5	1	ns
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	262	/	ns
tf	Fall time	and Figure 19: "Switching time waveform")	-	49.5	2 -	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current) '		46	Α
I _{SDM}	Source-drain current (pulsed)		ı		184	Α
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 46 A, V _{GS} = 0 V	ı		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 46 \text{ A}, V_{DD} = 60 \text{ V},$	ı	273		ns
Q_{rr}	Reverse recovery charge	di/dt = 100 A/μs (see <i>Figure 16: "Test circuit for</i>	ı	3		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	ı	23		Α
t _{rr}	Reverse recovery time	$I_{SD} = 46 \text{ A}, V_{DD} = 60 \text{ V},$	-	477		ns
Qrr	Reverse recovery charge	di/dt = 100 A/ μ s, T _j = 150 °C (see <i>Figure 16: "Test circuit for</i>	-	10		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	42		Α

Notes




⁽¹⁾Pulsed: pulse duration = 300 μs, duty cycle 1.5%


2.1 Electrical characteristics (curves)

Figure 2: Forward bias safe operating area GADG141220160849SOA $(A) \begin{tabular}{l} $I_{\scriptscriptstyle D}$ \\ Operation in this area is limited by $R_{\scriptscriptstyle DS(on)}$ \\ \end{tabular}$ t₀=10 µs 10² t_o=100 µs 10 t_s=1 ms T_i≤ 150 °C t₀=10 ms T_.= 25°C 10⁰ single pulse 10-10° 10¹ 10² 10³ $\overline{V}_{DS}(V)$ 10⁻¹

Figure 3: Thermal impedance ISOTOPMOSHV1 $\delta = 0.5$ 0.2 0.1 0.05 0.02 0.01 0.01 0.01 0.01 $0 = t_p/\tau$ 0.01 $0 = t_p/\tau$ 0.01 $0 = t_p/\tau$ $0 = t_p/\tau$

Figure 4: Output characteristics GADG141220160900OCH Ι_D (A) $V_{GS} = 9, 10 \text{ V}$ 120 $V_{GS} = 8 V$ 100 80 $V_{GS} = 7 V$ 60 40 20 $V_{GS} = 6 V$ 8 12 16 $\overline{V}_{DS}(V)$











Figure 8: Capacitance variations C (pF) GADG141220160919CVR 104 C_{ISS} 10³ f = 1 MHz C_{oss} 10² C_{RSS} 10¹ 10⁰ $\vec{V}_{DS}(V)$ 10⁰ 10² 10³ 10-1

Figure 10: Normalized on-resistance vs temperature $R_{DS(on)}$ (norm.) 2.6 2.2 1.8 $V_{GS} = 10 \text{ V}$ 1.4 1 0.6 0.2 -50 0 50 100 T_{j} (°C)







Test circuits STE60N105DK5

3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


Figure 15: Test circuit for gate charge behavior

Vost pulse width pulse width 100 nF 10

Figure 16: Test circuit for inductive load switching and diode recovery times

Figure 17: Unclamped inductive load test circuit

Figure 17: Unclamped inductive load test circuit



STE60N105DK5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 ISOTOP package information

Figure 20: ISOTOP outline




Table 9: ISOTOP mechanical data

mm				
Dim.		mm		
	Min.	Тур.	Max.	
А	11.80		12.20	
A1	8.90		9.10	
В	7.80		8.20	
С	0.75		0.85	
C2	1.95		2.05	
D	37.80		38.20	
D1	31.50	2	31.70	
E	25.15	0	25.50	
E1	23.85		24.15	
E2		24.80		
G	14.90	000	15.10	
G1	12.60	. 7)	12.80	
G2	3.50		4.30	
F	4.10	70	4.30	
F1	4.60	, O	5	
ØP	4		4.30	
P1	4		4.40	
S	30.10		30.30	

Revision history STE60N105DK5

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
24-Jan-2013	1	First release
16-Dec-2016	2	Datasheet status promoted from preliminary to production data. Updated title, features, description and internal schematic diagram on cover page. Updated Section 1: "Electrical ratings". Updated Section 2: "Electrical characteristics". Added Section 2.1: "Electrical characteristics (curves)". Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

