

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









LIS2DH


MEMS digital output motion sensor: ultra low-power high performance 3-axis "femto" accelerometer

Features

- Wide supply voltage, 1.71 V to 3.6 V
- Independent IOs supply (1.8 V) and supply voltage compatible
- Ultra low-power mode consumption down to 2 µA
- $\pm 2g/\pm 4g/\pm 8g/\pm 16g$ dynamically selectable full-scale
- I²C/SPI digital output interface
- 2 independent programmable interrupt generators for free-fall and motion detection
- 6D/4D orientation detection
- "Sleep to wake" and "return to sleep" function
- Freefall detection
- Motion detection
- Embedded temperature sensor
- Embedded FIFO
- ECOPACK® RoHS and "Green" compliant

Applications

- Motion activated functions
- Display orientation
- Shake control
- Pedometer
- Gaming and virtual reality input devices
- Impact recognition and logging



Description

The LIS2DH is an ultra low-power high performance three-axis linear accelerometer belonging to the "femto" family, with digital I²C/SPI serial interface standard output.

The LIS2DH has dynamically user selectable full scales of $\pm 2g/\pm 4g/\pm 8g/\pm 16g$ and it is capable of measuring accelerations with output data rates from 1 Hz to 5.3 kHz.

The self-test capability allows the user to check the functioning of the sensor in the final application.

The device may be configured to generate interrupt signals by two independent inertial wake-up/free-fall events as well as by the position of the device itself.

The LIS2DH is available in small thin plastic land grid array package (LGA) and is guaranteed to operate over an extended temperature range from -40 °C to +85 °C.

Table 1. Device summary

Order codes	Temperature range [° C]	Package	Packaging
LIS2DH	-40 to +85	LGA-14	Tray
LIS2DHTR	-40 to +85	LGA-14	Tape and reel

Contents LIS2DH

Contents

1	Bloc	Block diagram and pin description			
	1.1	Block diagram			
	1.2	Pin description			
2	Mech	nanical and electrical specifications8			
	2.1	Mechanical characteristics			
	2.2	Temperature sensor characteristics			
	2.3	Electrical characteristics			
	2.4	Communication interface characteristics			
		2.4.1 SPI - serial peripheral interface			
		2.4.2 I ² C - inter IC control interface			
	2.5	Absolute maximum ratings			
	2.6	Terminology and functionality			
		Terminology			
		2.6.1 Sensitivity			
		2.6.2 Zero-g level			
		Functionality14			
		2.6.3 High resolution, normal mode, low power mode			
		2.6.4 Self-test			
		2.6.5 6D / 4D orientation detection			
		2.6.6 "Sleep to wake" and "Return to sleep"			
	2.7	Sensing element			
	2.8	IC interface			
	2.9	Factory calibration			
	2.10	FIFO 17			
	2.11	Temperature sensor			
3	Appl	ication hints			
	3.1	Soldering information			
4	Digit	al main blocks19			
	4.1	FIFO 19			
		4.1.1 Bypass mode			

LIS2DH Contents

		4.1.2	FIFO mode	19
		4.1.3	Stream mode	19
		4.1.4	Stream-to-FIFO mode	19
		4.1.5	Retrieve data from FIFO	19
5	Digita	al interf	aces	21
	5.1	I ² C ser	ial interface	21
		5.1.1	I ² C operation	22
	5.2	SPI bus	s interface	23
		5.2.1	SPI read	25
		5.2.2	SPI write	26
		5.2.3	SPI read in 3-wire mode	26
6	Regis	ster ma	pping	28
7	Regio	sters De	escription	30
•	7.1		S_AUX (07h)	
	7.1		EMP_L (0Ch), OUT_TEMP_H (0Dh)	
	7.2		OUNTER (0Eh)	
	7.3 7.4		AM_I (0Fh)	
	7. 4 7.5		_CFG_REG (1Fh)	
	7.5 7.6		REG1 (20h)	
	7.0 7.7		REG2 (21h)	
	7.7 7.8			
	7.6 7.9		REG3 (22h)	
			• •	
	7.10		REG5 (24h)	
	7.11		REG6 (25h)	
	7.12		RENCE/DATACAPTURE (26h)	
	7.13		S_REG (27h)	
	7.14		(_L (28h), OUT_X_H (29h)	
	7.15		'_L (2Ah), OUT_Y_H (2Bh)	
	7.16		Z_L (2Ch), OUT_Z_H (2Dh)	
	7.17		CTRL_REG (2Eh)	
	7.18		SRC_REG (2Fh)	
	7.19	INT1_C	CFG (30h)	37

9	Revis	sion history
8	Packa	age information
	7.34	Act_DUR (3Fh)
	7.33	Act_THS(3Eh)
	7.32	TIME WINDOW(3Dh)
	7.31	TIME_LATENCY (3Ch)
	7.30	TIME_LIMIT (3Bh)
	7.29	CLICK_THS (3Ah)
	7.28	CLICK_SRC (39h) 42
	7.27	CLICK_CFG (38h)
	7.26	INT2_DURATION (37h)
	7.25	INT2_THS (36h)
	7.24	INT2_SRC (35h)
	7.23	INT2_CFG (34h)
	7.22	INT1_DURATION (33h)
	7.21	INT1_THS (32h)
	7.20	INT1_SRC (31h)

LIS2DH List of tables

List of tables

Table 1.	Device summary	
Table 2.	Pin description	6
Table 3.	Mechanical characteristics	7
Table 4.	Temperature sensor characteristics	8
Table 5.	Electrical characteristics	9
Table 6.	SPI slave timing values	10
Table 7.	I ² C slave timing values	11
Table 8.	Absolute maximum ratings	
Table 9.	Operating mode selection	
Table 10.	Turn-on time for operating mode change	
Table 11.	Operating modes current consumption	
Table 12.	Serial interface pin description	
Table 13.	Serial interface pin description	
Table 14.	SAD+read/write patterns	
Table 15.	Transfer when master is writing one byte to slave	
Table 16.	Transfer when master is writing multiple bytes to slave:	
Table 17.	Transfer when master is receiving (reading) one byte of data from slave:	
Table 18.	Transfer when master is receiving (reading) multiple bytes of data from slave	
Table 19.	Register address map	
Table 19.	STATUS_REG_AUX register	
Table 20.	STATUS_REG_AUX description	
Table 21.	INT_COUNTER register	
Table 22.	WHO_AM_I register	
Table 23.	TEMP_CFG_REG register	
Table 24.	TEMP_CFG_REG description	
Table 25.	CTRL_REG1 register	
Table 26.	CTRL_REG1 description	
Table 27.	Data rate configuration	
Table 29.	CTRL_REG2 register	
Table 30.	CTRL_REG2 description	
Table 31.	High pass filter mode configuration	
Table 32.	CTRL_REG3 register	
Table 33.	CTRL_REG3 description	
Table 34.	CTRL_REG4 register	
Table 35.	CTRL_REG4 description	
Table 36.	Self-test mode configuration	
Table 37.	CTRL_REG5 register	
Table 38.	CTRL_REG5 description	
Table 39.	CTRL_REG6 register	
Table 40.	CTRL_REG6 description	
Table 41.	REFERENCE register	
Table 42.	REFERENCE register description	
Table 43.	STATUS register	
Table 44.	STATUS register description	
Table 45.	FIFO_CTRL_REG register	
Table 46.	FIFO_CTRL_REG register description	
Table 47.	FIFO mode configuration	
Table 48.	FIFO_SRC register	35



Table 49.	INT1_CFG register
Table 50.	INT1_CFG description
Table 51.	Interrupt mode
Table 52.	INT1_SRC register
Table 53.	INT1_SRC description
Table 54.	INT1_THS register
Table 55.	INT1_THS description
Table 56.	INT1_DURATION register
Table 57.	INT1_DURATION description
Table 58.	INT2_CFG register
Table 59.	INT2_CFG description
Table 60.	Interrupt mode
Table 61.	INT2_SRC register
Table 62.	INT2_SRC description
Table 63.	INT2_THS register
Table 64.	INT2_THS description
Table 65.	INT2_DURATION register
Table 66.	INT2_DURATION description40
Table 67.	CLICK_CFG register
Table 68.	CLICK_CFG description
Table 69.	CLICK_SRC register41
Table 70.	CLICK_SRC description
Table 71.	CLICK_THS register 42
Table 72.	CLICK_SRC description
Table 73.	TIME_LIMIT register
Table 74.	TIME_LIMIT description
Table 75.	TIME_LATENCY register
Table 76.	TIME_LATENCY description
Table 77.	TIME_WINDOW register
Table 78.	TIME_WINDOW description
Table 79.	TIME_WINDOW register
Table 80.	TIME_WINDOW description
Table 81.	Act_DUR register
Table 82.	Act_DUR description
Table 83.	LGA-14 2x2x0.9 mechanical dimensions
Table 84.	Revision history

LIS2DH List of figures


List of figures

Figure 1.	Block diagram	. 5
Figure 2.	Pin connection	. 5
Figure 3.	SPI slave timing diagram	. 10
Figure 4.	I ² C slave timing diagram	. 11
Figure 5.	LIS2DH electrical connection	. 17
Figure 6.	Read and write protocol	23
Figure 7.	SPI read protocol	24
Figure 8.	Multiple bytes SPI read protocol (2-byte example)	24
Figure 9.	SPI write protocol	. 25
Figure 10.	Multiple bytes SPI write protocol (2-byte example)	. 25
Figure 11.	SPI read protocol in 3-wire mode	. 26
Figure 12.	LGA-14 2x2x0.9 mechanical drawing	44

1 Block diagram and pin description


1.1 Block diagram

Figure 1. Block diagram



1.2 Pin description

Figure 2. Pin connection



8/49 Doc ID 022516 Rev 1

Table 2. Pin description

Pin#	Name	Function
1	SCL	I ² C serial clock (SCL)
	SPC	SPI serial port clock (SPC)
	SDA	I ² C serial data (SDA)
2	SDI	SPI serial data input (SDI)
	SDO	3-wire interface serial data output (SDO)
3	SDO	SPI serial data output (SDO)
3	SA0	I ² C less significant bit of the device address (SA0)
		SPI enable
4	CS	I2C/SPI mode selection (1: SPI idle mode / I2C communication
		enabled; 0: SPI communication mode / I2C disabled)
5	INT2	Intterupt pin 2
6	INT1	Intterupt pin 1
7	Vdd_IO	Power supply for I/O pins
8	Vdd	Power supply
9	GND	0 V supply
10	Res	Connect to GND
11	Res	Connect to GND
12-14	Res	Connect to GND

2 Mechanical and electrical specifications

2.1 Mechanical characteristics

@ Vdd = 2.5 V, T = 25 $^{\circ}$ C unless otherwise noted^(a)

Table 3. Mechanical characteristics

10/49

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit	
	. (2)	FS bit set to 00		±2.0			
FS		FS bit set to 01		±4.0		a	
гэ	Measurement range ⁽²⁾	FS bit set to 10		±8.0		g	
		FS bit set to 11		±16.0			
		FS bit set to 00; Normal mode		4			
		FS bit set to 00; High Resolution mode		1		mg/digit	
		FS bit set to 00; Low power mode		16			
		FS bit set to 01; Normal mode		8			
	Sensitivity	FS bit set to 01; High Resolution mode		2		mg/digit mg/digit mg/digit	
		FS bit set to 01; Low power mode		32			
So		FS bit set to 10; Normal mode		16			
		FS bit set to 10; High Resolution mode		4			
		FS bit set to 10; Low power mode		64			
		FS bit set to 11; Normal mode		48			
		FS bit set to 11; High Resolution mode		12			
		FS bit set to 11; Low power mode		192			
TCSo	Sensitivity change vs temperature	FS bit set to 00		0.01		%/°C	
TyOff	Typical zero- <i>g</i> level offset accuracy ^{(3),(4)}	FS bit set to 00		±40		m <i>g</i>	

a. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71V to 3.6 V.

Doc ID 022516 Rev 1

Table 3.	Mechanical c	characteristics ((continued)
----------	--------------	-------------------	-------------

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
TCOff	Zero-g level change vs temperature	Max delta from 25 °C		±0.5		m <i>g</i> /°C
Vst	Self-test output change ^{(5),(6),(7)}	FS bit set to 00 X axis; Normal mode	17		360	LSb
		FS bit set to 00 Y axis; Normal mode	17		360	LSb
		FS bit set to 00 Z axis; Normal mode	17		360	LSb
Тор	Operating temperature range		-40		+85	°C

- 1. Typical specifications are not guaranteed.
- 2. Verified by wafer level test and measurement of initial offset and sensitivity.
- 3. Typical zero-g level offset value after MSL3 preconditioning.
- 4. Offset can be eliminated by enabling the built-in high pass filter.
- 5. The sign of "Self-test output change" is defined by CTRL_REG4 ST bit, for all axes.
- "Self-test output change" is defined as the absolute value of: OUTPUT[LSb]_(Self test enabled) - OUTPUT[LSb]_(Self test disabled). 1LSb=4mg at 10bit representation, ±2 g Full-scale
- 7. After enabling ST, correct data is obtained after two samples (Low power mode / Normal mode) or after eight samples (high resolution mode).

2.2 Temperature sensor characteristics

@ Vdd =2.5 V, T=25 °C unless otherwise noted(b)

Table 4. Temperature sensor characteristics

Symbol	Parameter	Min.	Typ. ⁽¹⁾	Max.	Unit
TSDr	Temperature sensor output change vs temperature		1		digit/°C(2)
TODR	Temperature refresh rate		ODR ⁽³⁾		Hz
Тор	Operating temperature range	-40		+85	°C

- 1. Typical specifications are not guaranteed.
- 2. 8-bit resolution.
- 3. Refer to Table 28: Data rate configuration.

Doc ID 022516 Rev 1

b. The product is factory calibrated at 2.5 V. Temperature sensor operation is guaranteed in the range 2 V - 3.6 V

2.3 Electrical characteristics

@ Vdd = 2.5 V, T = 25 °C unless otherwise noted(c)

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdd	Supply voltage		1.71	2.5	3.6	V
Vdd_IO	I/O pins supply voltage ⁽²⁾		1.71		Vdd+0.1	V
ldd	Current consumption in Normal mode	50 Hz ODR		11		μА
ldd	Current consumption in Normal mode	1 Hz ODR		2		μА
lddLP	Current consumption in low-power mode	50 Hz ODR		6		μΑ
IddPdn	Current consumption in power-down mode			0.5		μΑ
VIH	Digital high level input voltage		0.8*Vdd_IO			V
VIL	Digital low level input voltage				0.2*Vdd_IO	V
VOH	High level output voltage		0.9*Vdd_IO			V
VOL	Low level output voltage				0.1*Vdd_IO	V
Тор	Operating temperature range		-40		+85	°C

^{1.} Typical specification are not guaranteed.

4

^{2.} It is possible to remove Vdd maintaining Vdd_IO without blocking the communication busses, in this condition the measurement chain is powered off.

c. The product is factory calibrated at 2.5 V. The operational power supply range is from 1.71 V to 3.6 V.

2.4 Communication interface characteristics

2.4.1 SPI - serial peripheral interface


Subject to general operating conditions for Vdd and Top.

Table 6. SPI slave timing values

Symbol	Parameter	Value ⁽¹⁾		Unit
	Parameter	Min	Max	Onit
tc(SPC)	SPI clock cycle	100		ns
fc(SPC)	SPI clock frequency		10	MHz
tsu(CS)	CS setup time	5		
th(CS)	CS hold time	20		
tsu(SI)	SDI input setup time	5		
th(SI)	SDI input hold time	15		ns
tv(SO)	SDO valid output time		50	
th(SO)	SDO output hold time	5		
tdis(SO)	SDO output disable time		50	

^{1.} Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production

Figure 3. SPI slave timing diagram^(d)



^{3.} When no communication is on-going, data on SDO is driven by internal pull-up resistors

-

d. Measurement points are done at 0.2-Vdd_IO and 0.8-Vdd_IO, for both Input and output port.

2.4.2 I²C - Inter IC control interface


Subject to general operating conditions for Vdd and top.

Table 7. I²C slave timing values

Symbol	Parameter	I ² C standa	rd mode ⁽¹⁾	I ² C fast	mode ⁽¹⁾	Unit
Symbol	Farameter	Min	Max	Min Max		Offic
f _(SCL)	SCL clock frequency	0	100	0	400	kHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3		110
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		ns
t _{h(SDA)}	SDA data hold time	0	3.45	0.01	0.9	μs
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20 + 0.1C _b ⁽²⁾	300	no
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300	20 + 0.1C _b ⁽²⁾	300	ns
t _{h(ST)}	START condition hold time	4		0.6		
t _{su(SR)}	Repeated START condition setup time	4.7		0.6		
t _{su(SP)}	STOP condition setup time	4		0.6		μs
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

- 1. Data based on standard I^2C protocol requirement, not tested in production.
- 2. Cb = total capacitance of one bus line, in pF.

Figure 4. I²C Slave timing diagram (e)



e. Measurement points are done at 0.2-Vdd_IO and 0.8-Vdd_IO, for both port.

2.5 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
Vdd_IO	I/O pins Supply voltage	-0.3 to 4.8	V
Vin	Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	-0.3 to Vdd_IO +0.3	٧
^	Acceleration (any axis, powered, Vdd = 2.5 V)	3000 g for 0.5 ms	
A _{POW}	Acceleration (any axis, powered, vud = 2.5 v)	10000 g for 0.1 ms	
^	Acceleration (any axis, unnewared)	3000 g for 0.5 ms	
A _{UNP}	Acceleration (any axis, unpowered)	10000 g for 0.1 ms	
T _{OP}	Operating temperature range	-40 to +85	°C
T _{STG}	Storage temperature range	-40 to +125	°C
ESD	Electrostatic discharge protection	2 (HBM)	kV

Note: Supply voltage on any pin should never exceed 4.8 V



This is a mechanical shock sensitive device, improper handling can cause permanent damage to the part



This is an ESD sensitive device, improper handling can cause permanent damage to the part

2.6 Terminology and functionality

Terminology

2.6.1 Sensitivity

Sensitivity describes the gain of the sensor and can be determined e.g. by applying 1 g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the earth, noting the output value, rotating the sensor by 180 degrees (pointing to the sky) and noting the output value again. By doing so, ± 1 g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and also time. The sensitivity tolerance describes the range of Sensitivities of a large population of sensors.

2.6.2 Zero-*g* level

Zero-*g* level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 *g* in X axis and 0 *g* in Y axis whereas the Z axis will measure 1 *g*. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from ideal value in this case is called Zero-*g* offset. Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero-*g* level change vs. temperature". The Zero-*g* level tolerance (TyOff) describes the standard deviation of the range of Zero-*g* levels of a population of sensors.

Functionality

2.6.3 High resolution, Normal mode, Low power mode

The LIS2DH provides three different operating modes respectively reported as *High resolution mode*, *Normal mode* and *Low power mode*.

The table below reported summarizes how to select among the different operating modes.

Table 9. Operating mode selection

Operating mode	CTRL_REG1[3] (LPen bit)	CTRL_REG4[3] (HR bit)	BW [Hz]	Turn-on time [ms]	So @ ±2g [mg/digit]
Low power mode (8 bit data output)	1	0	ODR/2	1	16
Normal mode(10 bit data output)	0	0	ODR/2	1.6	4
High resolution (12 bit data output)	0	1	ODR/9	7/ODR	1
Not allowed	1	1			

The turn-on time to change from all operating mode is reported into *Table 10.: Turn-on time for operating mode change*.

Table 10. Turn-on time for operating mode change

Operating mode change	Turn-on Tim [ms]
12-bit mode to 8 bit mode	1/ODR
12-bit mode to 10 bit mode	1/ODR
10-bit mode to 8 bit mode	1/ODR
10-bit mode to 12 bit mode	7/ODR
8-bit mode to 10 bit mode	1/ODR
8-bit mode to 12 bit mode	7/ODR

Table 11. Operating modes current consumption

Operating mode [Hz]	Low power mode (8 bit data output) [µA]	Normal mode (10 bit data output) [µA]	High resolution (12 bit data output) [µA]
1	2	2	2
10	3	4	4
25	4	6	6
50	6	11	11
100	10	20	20
200	18	38	38
400	36	73	73
1344		185	185
1620	100		
5376	185		

2.6.4 Self-test

Self-test allows the user to check the sensor functionality without moving it. When the self-test is enabled an actuation force is applied to the sensor, simulating a definite input acceleration. In this case the sensor outputs will exhibit a change in their DC levels which are related to the selected full scale through the device sensitivity. When self-test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified inside *Table 3*, then the sensor is working properly and the parameters of the interface chip are within the defined specifications.

2.6.5 6D / 4D orientation detection

The LIS2DH include 6D / 4D orientation detection.

6D / 4D orientation recognition

In this configuration the interrupt is generated when the device is stable in a known direction. In 4D configuration Z axis position detection is disable.

2.6.6 "Sleep to wake" and "Return to sleep"

The LIS2DH can be programmed to automatically switch to Low power mode upon recognition of a determined event.

Once the event condition is over, the device returns back to the preset Normal or High resolution mode.

To enable this function the desired threshold value must be stored inside Act_THS(3Eh) registers while the duration value written inside Act_DUR(3Fh) registers.

When acceleration module becomes lower than the treshold value, the device automatically switches to Low power mode (10Hz ODR).

During this condition, ODRx bits and LPen bit inside *CTRL_REG1 (20h)* and HR bit in *CTRL_REG3 (22h)* are not considered.

As soon as the acceleration goes back over the threshold, the systems restores the operating mode and ODRs as for *CTRL_REG1* (20h) and *CTRL_REG3* (22h) settings.

2.7 Sensing element

A proprietary process is used to create a surface micro-machined accelerometer. The technology allows carring out suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moulding phase of the plastic encapsulation.

When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the capacitor.

At steady state the nominal value of the capacitors are few pF and when an acceleration is applied the maximum variation of the capacitive load is in the fF range.

2.8 IC interface

The complete measurement chain is composed by a low-noise capacitive amplifier which converts the capacitive unbalancing of the MEMS sensor into an analog voltage that is finally available to the user by an analog-to-digital converter.

The acceleration data may be accessed through an I²C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LIS2DH features a data-ready signal (RDY) which indicates when a new set of measured acceleration data is available thus simplifying data synchronization in the digital system that uses the device.

The LIS2DH may also be configured to generate an inertial Wake-Up and Free-Fall interrupt signal accordingly to a programmed acceleration event along the enabled axes. Both Free-Fall and Wake-Up can be available simultaneously on two different pins.

2.9 Factory calibration

The IC interface is factory calibrated for sensitivity (So) and Zero-*g* level (TyOff).

The trimming values are stored inside the device in a non volatile memory. Any time the device is turned on, the trimming parameters are downloaded into the registers to be used during the active operation. This allows to use the device without further calibration.

2.10 FIFO

The LIS2DH contains a 10 bit, 32-level FIFO. Buffered output allows 4 operation modes: FIFO, stream, trigger and FIFO ByPass. Where FIFO bypass mode is activated FIFO is not operating and remains empty. In FIFO mode, data from acceleration detection on x, y, and z-axes measurements are stored in FIFO.

2.11 Temperature sensor

The LIS2DH is supplied with an internal temperature sensor. Temperature data can be enabled by setting the TEMP_EN bit of the TEMP_CFG_REG register to 1.

To retrieve the temperature sensor data BDU bit on CTRL_REG4 (23h) must be set to '1'.


Both OUT_TEMP_H and OUT_TEMP_L registers must be read.

Temperature data is stored inside OUT_TEMP_H as 2's complement data in 8 bit format left justified.

Application hints LIS2DH

3 Application hints

Figure 5. LIS2DH electrical connection



The device core is supplied through Vdd line while the I/O pads are supplied through Vdd_IO line. Power supply decoupling capacitors (100 nF ceramic, 10 μ F aluminum) should be placed as near as possible to the pin 8 of the device (common design practice).

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to *Figure 5*). It is possible to remove Vdd maintaining Vdd_IO without blocking the communication bus, in this condition the measurement chain is powered off.

The functionality of the device and the measured acceleration data is selectable and accessible through the I^2C or SPI interfaces. When using the I^2C , CS must be tied high.

The functions, the threshold and the timing of the two interrupt pins (INT1 and INT2) can be completely programmed by the user through the I²C/SPI interface.

3.1 Soldering information

The LGA package is compliant with the ECOPACK[®], RoHS and "Green" standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Leave "Pin 1 Indicator" unconnected during soldering.

Land pattern and soldering recommendations are available at www.st.com.

LIS2DH Digital main blocks

4 Digital main blocks

4.1 FIFO

The LIS2DH embeds a 32-slot data FIFO for each of the three output channels, X, Y and Z. This allows a consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wakeup only when needed and burst the significant data out from the FIFO. This buffer can work accordingly to four different modes: Bypass mode, FIFO mode, Stream mode and Stream-to-FIFO mode. Each mode is selected by the FIFO_MODE bits into the FIFO_CTRL_REG (2E). Programmable Watermark level, FIFO_empty or FIFO_Full events can be enabled to generate dedicated interrupts on INT1/2 pin (configuration through FIFO_CFG_REG).

4.1.1 Bypass mode

In bypass mode, the FIFO is not operational and for this reason it remains empty. As described in the next figure, for each channel only the first address is used. The remaining FIFO slots are empty.

4.1.2 FIFO mode

In FIFO mode, data from X, Y and Z channels are stored into the FIFO. A watermark interrupt can be enabled (FIFO_WTMK_EN bit into FIFO_CTRL_REG (2E) in order to be raised when the FIFO is filled to the level specified into the FIFO_WTMK_LEVEL bits of FIFO_CTRL_REG (2E). The FIFO continues filling until it is full (32 slots of data for X, Y and Z). When full, the FIFO stops collecting data from the input channels.

4.1.3 Stream mode

In the stream mode, data from X, Y and Z measurement are stored into the FIFO. A watermark interrupt can be enabled and set as in the FIFO mode. The FIFO continues filling until it's full (32 slots of data for X, Y and Z). When full, the FIFO discards the older data as the new arrive.

4.1.4 Stream-to-FIFO mode

In Stream-to_FIFO mode, data from X, Y and Z measurement are stored into the FIFO. A watermark interrupt can be enabled (FIFO_WTMK_EN bit into FIFO_CTRL_REG) in order to be raised when the FIFO is filled to the level specified into the FIFO_WTMK_LEVEL bits of FIFO_CTRL_REG. The FIFO continues filling until it's full (32 slots of 10 bit for for X, Y and Z). When full, the FIFO discards the older data as the new arrive. Once trigger event occurs, the FIFO starts operating in FIFO mode.

4.1.5 Retrieve data from FIFO

FIFO data is read through OUT_X (Addr reg 29h), OUT_Y (Addr reg 2Bh) and OUT_Z (Addr reg 2Dh). When the FIFO is in stream, Trigger or FIFO mode, a read operation to the OUT_X, OUT_Y or OUT_Z regiters provides the data stored into the FIFO. Each time data is read from the FIFO, the oldest X, Y and Z data are placed into the OUT_X, OUT_Y and OUT_Z registers and both single read and read_burst operations can be used.

Digital main blocks LIS2DH

The reading address is automatically updated by the device and it rolls back to 0x28 when register 0x2D is reached. In order to read all FIFO levels in a multiple byte reading,192 bytes (6 output registers by 32 levels) have to be read.

LIS2DH Digital interfaces

5 Digital interfaces

The registers embedded inside the LIS2DH may be accessed through both the I²C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I²C interface, CS line must be tied high (i.e. connected to Vdd_IO).

Pin name	Pin description
CS	SPI enable I2C/SPI mode selection (1: SPI idle mode / I2C communication enabled; 0: SPI communication mode / I2C disabled)
SCL SPC	I ² C serial clock (SCL) SPI serial port clock (SPC)
SDA SDI SDO	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
SA0 SDO	I ² C less significant bit of the device address (SA0) SPI serial data output (SDO)

5.1 I²C serial interface

The LIS2DH I²C is a bus slave. The I²C is employed to write data into registers whose content can also be read back.

The relevant I²C terminology is given in the table below.

Table 13. Serial interface pin description

Term	Description	
Transmitter	The device which sends data to the bus	
Receiver	The device which receives data from the bus	
Master	The device which initiates a transfer, generates clock signals and terminates a transfer	
Slave	The device addressed by the master	

There are two signals associated with the I²C bus: the serial clock line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to Vdd_IO through external pull-up resistor. When the bus is free both the lines are high.

The I^2C interface is compliant with fast mode (400 kHz) I^2C standards as well as with the Normal mode.

Digital interfaces LIS2DH

5.1.1 I²C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the Master.

The Slave ADdress (SAD) associated to the LIS2DH is 001100xb. **SDO/SA0** pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSb is '1' (address 0011001b) else if SA0 pad is connected to ground, LSb value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I²C lines.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I²C embedded inside the LIS2DH behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, a 8-bit sub-address (SUB) is transmitted: the 7 LSb represent the actual register address while the MSB enables address auto increment. If the MSb of the SUB field is '1', the SUB (register address) is automatically increased to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit was '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the Master will transmit to the slave with direction unchanged. *Table* explains how the SAD+read/write bit pattern is composed, listing all the possible configurations.

Table 14.	SAD+read/write	patterns
-----------	----------------	----------

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	001100	0	1	00110001 (31h)
Write	001100	0	0	00110000 (30h)
Read	001100	1	1	00110011 (33h)
Write	001100	1	0	00110010 (32h)

Table 15. Transfer when master is writing one byte to slave

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

LIS2DH Digital interfaces

Table 16. Transfer when master is writing multiple bytes to slave:

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Table 17. Transfer when master is receiving (reading) one byte of data from slave:

	Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Ī	Slave			SAK		SAK			SAK	DATA		

Table 18. Transfer when Master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMAK	SP
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real time function) the data line must be left HIGH by the slave. The Master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of first register to be read.

In the presented communication format MAK is Master acknowledge and NMAK is No Master Acknowledge.

5.2 SPI bus interface

The LIS2DH SPI is a bus slave. The SPI allows to write and read the registers of the device.

The Serial Interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO.