



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## iNEMO inertial module: 3D accelerometer and 3D gyroscope

Datasheet - production data



### Features

- Analog supply voltage: 1.71 V to 3.6 V
- Independent IOs supply (1.71 V)
- “Always on” eco power mode down to 1.8 mA
- 3 independent acceleration channels and 3 angular rate channels
- $\pm 2/\pm 4/\pm 8/\pm 16$  g full scale
- $\pm 245/\pm 500/\pm 2000$  dps full scale
- SPI/I<sup>2</sup>C serial interface
- Embedded temperature sensor
- Embedded FIFO
- ECOPACK<sup>®</sup>, RoHS and “Green” compliant

### Applications

- GPS navigation systems
- Impact recognition and logging
- Gaming and virtual reality input devices
- Motion-activated functions
- Intelligent power saving for handheld devices
- Vibration monitoring and compensation
- Free-fall detection
- 6D orientation detection

### Description

The LSM6DS0 is a system-in-package featuring a 3D digital accelerometer and a 3D digital gyroscope. ST’s family of MEMS sensor modules leverages the robust and mature manufacturing processes already used for the production of micromachined accelerometers and gyroscopes.

The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the sensing element characteristics.

The LSM6DS0 has a full-scale acceleration range of  $\pm 2/\pm 4/\pm 8/\pm 16$  g and an angular rate range of  $\pm 245/\pm 500/\pm 2000$  dps. The LSM6DS0 has two operating modes in that the accelerometer and gyroscope sensors can be either activated at the same ODR or the accelerometer can be enabled while the gyroscope is in power-down.

The LSM6DS0 is available in a plastic land grid array (LGA) package.

**Table 1. Device summary**

Part number	Temp. range [°C]	Package	Packing
LSM6DS0	-40 to +85	LGA-16L (3x3x0.86 mm)	Tray
LSM6DS0TR	-40 to +85		Tape and reel

# Contents

<b>1</b>	<b>Pin description</b>	<b>8</b>
<b>2</b>	<b>Module specifications</b>	<b>10</b>
2.1	Mechanical characteristics	10
2.2	Electrical characteristics	12
2.2.1	Recommended power-up sequence	12
2.3	Temperature sensor characteristics	13
2.4	Communication interface characteristics	14
2.4.1	SPI - serial peripheral interface	14
2.4.2	I <sup>2</sup> C - inter-IC control interface	15
2.5	Absolute maximum ratings	16
2.6	Terminology	17
2.6.1	Sensitivity	17
2.6.2	Zero-g and zero rate level	17
<b>3</b>	<b>Functionality</b>	<b>18</b>
3.1	Operating modes	18
3.2	Gyroscope power modes	18
3.3	Multiple reads (burst)	20
3.4	Digital block diagram	21
3.5	FIFO	22
3.5.1	Bypass mode	22
3.5.2	FIFO mode	23
3.5.3	Continuous mode	23
3.5.4	Continuous-to-FIFO mode	24
3.5.5	Bypass-to-Continuous mode	25
<b>4</b>	<b>Digital interfaces</b>	<b>26</b>
4.1	I <sup>2</sup> C serial interface	26
4.1.1	I <sup>2</sup> C operation	27
4.2	SPI bus interface	28
4.2.1	SPI read	29
4.2.2	SPI write	30

	4.2.3	SPI read in 3-wire mode	31
<b>5</b>		<b>Application hints</b>	<b>32</b>
	5.1	External capacitors	32
<b>6</b>		<b>Register mapping</b>	<b>33</b>
<b>7</b>		<b>Register description</b>	<b>35</b>
	7.1	ACT_THS (04h)	35
	7.2	ACT_DUR (05h)	35
	7.3	INT_GEN_CFG_XL (06h)	35
	7.4	INT_GEN_THS_X_XL (07h)	36
	7.5	INT_GEN_THS_Y_XL (08h)	37
	7.6	INT_GEN_THS_Z_XL (09h)	37
	7.7	INT_GEN_DUR_XL (0Ah)	37
	7.8	REFERENCE_G (0Bh)	37
	7.9	INT_CTRL (0Ch)	38
	7.10	WHO_AM_I (0Fh)	38
	7.11	CTRL_REG1_G (10h)	38
	7.12	CTRL_REG2_G (11h)	41
	7.13	CTRL_REG3_G (12h)	41
	7.14	ORIENT_CFG_G (13h)	42
	7.15	INT_GEN_SRC_G (14h)	43
	7.16	OUT_TEMP_L (15h), OUT_TEMP_H (16h)	43
	7.17	STATUS_REG (17h)	44
	7.18	OUT_X_G (18h - 19h)	44
	7.19	OUT_Y_G (1Ah - 1Bh)	44
	7.20	OUT_Z_G (1Ch - 1Dh)	44
	7.21	CTRL_REG4 (1Eh)	45
	7.22	CTRL_REG5_XL (1Fh)	45
	7.23	CTRL_REG6_XL (20h)	46
	7.24	CTRL_REG7_XL (21h)	47
	7.25	CTRL_REG8 (22h)	47
	7.26	CTRL_REG9 (23h)	48

---

7.27	CTRL_REG10 (24h)	49
7.28	INT_GEN_SRC_XL (26h)	49
7.29	STATUS_REG (27h)	50
7.30	OUT_X_XL (28h - 29h)	50
7.31	OUT_Y_XL (2Ah - 2Bh)	50
7.32	OUT_Z_XL (2Ch - 2Dh)	50
7.33	FIFO_CTRL (2Eh)	51
7.34	FIFO_SRC (2Fh)	51
7.35	INT_GEN_CFG_G (30h)	52
7.36	INT_GEN_THS_X_G (31h - 32h)	53
7.37	INT_GEN_THS_Y_G (33h - 34h)	53
7.38	INT_GEN_THS_Z_G (35h - 36h)	54
7.39	INT_GEN_DUR_G (37h)	54
<b>8</b>	<b>Soldering information</b>	<b>56</b>
<b>9</b>	<b>Package information</b>	<b>57</b>
<b>10</b>	<b>Revision history</b>	<b>58</b>

# List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin description . . . . .	9
Table 3.	Mechanical characteristics . . . . .	10
Table 4.	Electrical characteristics . . . . .	12
Table 5.	Temperature sensor characteristics . . . . .	13
Table 6.	SPI slave timing values . . . . .	14
Table 7.	I <sup>2</sup> C slave timing values . . . . .	15
Table 8.	Absolute maximum ratings . . . . .	16
Table 9.	Gyroscope operating modes . . . . .	19
Table 10.	Operating mode current consumption . . . . .	19
Table 11.	Accelerometer turn-on time . . . . .	19
Table 12.	Gyroscope turn-on time . . . . .	20
Table 13.	Serial interface pin description . . . . .	26
Table 14.	I <sup>2</sup> C terminology . . . . .	26
Table 15.	SAD+Read/Write patterns . . . . .	27
Table 16.	Transfer when master is writing one byte to slave . . . . .	27
Table 17.	Transfer when master is writing multiple bytes to slave . . . . .	27
Table 18.	Transfer when master is receiving (reading) one byte of data from slave . . . . .	28
Table 19.	Transfer when master is receiving (reading) multiple bytes of data from slave . . . . .	28
Table 20.	Register mapping . . . . .	33
Table 21.	ACT_THS register . . . . .	35
Table 22.	ACT_THS register description . . . . .	35
Table 23.	ACT_DUR register . . . . .	35
Table 24.	ACT_DUR register description . . . . .	35
Table 25.	INT_GEN_CFG_XL register . . . . .	35
Table 26.	INT_GEN_CFG_XL register description . . . . .	36
Table 27.	INT_GEN_THS_X_XL register . . . . .	36
Table 28.	INT_GEN_THS_X_XL register description . . . . .	36
Table 29.	INT_GEN_THS_Y_XL register . . . . .	37
Table 30.	INT_GEN_THS_Y_XL register description . . . . .	37
Table 31.	INT_GEN_THS_Z_XL register . . . . .	37
Table 32.	INT_GEN_THS_Z_XL register description . . . . .	37
Table 33.	INT_GEN_DUR_XL register . . . . .	37
Table 34.	INT_GEN_DUR_XL register description . . . . .	37
Table 35.	REFERENCE_G register . . . . .	37
Table 36.	REFERENCE_G register description . . . . .	37
Table 37.	INT_CTRL register . . . . .	38
Table 38.	INT_CTRL register description . . . . .	38
Table 39.	WHO_AM_I register . . . . .	38
Table 40.	CTRL_REG1_G register . . . . .	38
Table 41.	CTRL_REG1_G register description . . . . .	39
Table 42.	ODR and BW configuration setting (after LPF1) . . . . .	39
Table 43.	ODR and BW configuration setting (after LPF2) . . . . .	40
Table 44.	CTRL_REG2_G register . . . . .	41
Table 45.	CTRL_REG2_G register description . . . . .	41
Table 46.	CTRL_REG3_G register . . . . .	41
Table 47.	CTRL_REG3_G register description . . . . .	41
Table 48.	Gyroscope high-pass filter cutoff frequency configuration [Hz] . . . . .	42

Table 49.	ORIENT_CFG_G register . . . . .	42
Table 50.	ORIENT_CFG_G register description . . . . .	42
Table 51.	INT_GEN_SRC_G register . . . . .	43
Table 52.	INT_GEN_SRC_G register description . . . . .	43
Table 53.	OUT_TEMP_L register . . . . .	43
Table 54.	OUT_TEMP_H register . . . . .	43
Table 55.	OUT_TEMP register description . . . . .	43
Table 56.	STATUS_REG register . . . . .	44
Table 57.	STATUS_REG register description . . . . .	44
Table 58.	CTRL_REG4 register . . . . .	45
Table 59.	CTRL_REG4 register description . . . . .	45
Table 60.	CTRL_REG5_XL register . . . . .	45
Table 61.	CTRL_REG5_XL register description . . . . .	45
Table 62.	CTRL_REG6_XL register . . . . .	46
Table 63.	CTRL_REG6_XL register description . . . . .	46
Table 64.	ODR register setting (accelerometer only mode) . . . . .	46
Table 65.	CTRL_REG7_XL register . . . . .	47
Table 66.	CTRL_REG7_XL register description . . . . .	47
Table 67.	Low pass cut-off frequency in high resolution mode (HR = 1) . . . . .	47
Table 68.	CTRL_REG8 register . . . . .	47
Table 69.	CTRL_REG8 register description . . . . .	48
Table 70.	CTRL_REG9 register . . . . .	48
Table 71.	CTRL_REG9 register description . . . . .	48
Table 72.	CTRL_REG10 register . . . . .	49
Table 73.	CTRL_REG10 register description . . . . .	49
Table 74.	INT_GEN_SRC_XL register . . . . .	49
Table 75.	INT_GEN_SRC_XL register description . . . . .	49
Table 76.	STATUS_REG register . . . . .	50
Table 77.	STATUS_REG register description . . . . .	50
Table 78.	FIFO_CTRL register . . . . .	51
Table 79.	FIFO_CTRL register description . . . . .	51
Table 80.	FIFO mode selection . . . . .	51
Table 81.	FIFO_SRC register . . . . .	51
Table 82.	FIFO_SRC register description . . . . .	51
Table 83.	FIFO_SRC example: OVR/FSS details . . . . .	52
Table 84.	INT_GEN_CFG_G register . . . . .	52
Table 85.	INT_GEN_CFG_G register description . . . . .	52
Table 86.	INT_GEN_THS_XH_G register . . . . .	53
Table 87.	INT_GEN_THS_XL_G register . . . . .	53
Table 88.	INT_GEN_THS_X_G register description . . . . .	53
Table 89.	INT_GEN_THS_YH_G register . . . . .	53
Table 90.	INT_GEN_THS_YL_G register . . . . .	53
Table 91.	INT_GEN_THS_Y_G register description . . . . .	53
Table 92.	INT_GEN_THS_ZH_G register . . . . .	54
Table 93.	INT_GEN_THS_ZL_G register . . . . .	54
Table 94.	INT_GEN_THS_Z_G register description . . . . .	54
Table 95.	INT_GEN_DUR_G register . . . . .	54
Table 96.	INT_GEN_DUR_G register description . . . . .	54
Table 97.	Document revision history . . . . .	58

## List of figures

Figure 1.	Pin connections . . . . .	8
Figure 2.	Recommended power-up sequence . . . . .	12
Figure 3.	SPI slave timing diagram . . . . .	14
Figure 4.	I <sup>2</sup> C slave timing diagram . . . . .	15
Figure 5.	Switching operating modes . . . . .	18
Figure 6.	Multiple reads: accelerometer only . . . . .	20
Figure 7.	Multiple reads: accelerometer and gyroscope . . . . .	20
Figure 8.	Digital block diagram . . . . .	21
Figure 9.	Bypass mode . . . . .	22
Figure 10.	FIFO mode . . . . .	23
Figure 11.	Continuous mode . . . . .	24
Figure 12.	Continuous-to-FIFO mode . . . . .	24
Figure 13.	Bypass-to-Continuous mode . . . . .	25
Figure 14.	Read and write protocol . . . . .	28
Figure 15.	SPI read protocol . . . . .	29
Figure 16.	Multiple byte SPI read protocol (2-byte example) . . . . .	30
Figure 17.	SPI write protocol . . . . .	30
Figure 18.	Multiple byte SPI write protocol (2-byte example) . . . . .	30
Figure 19.	SPI read protocol in 3-wire mode . . . . .	31
Figure 20.	LSM6DS0 electrical connections . . . . .	32
Figure 21.	INT_SEL and OUT_SEL configuration gyroscope block diagram . . . . .	41
Figure 22.	Wait bit disabled . . . . .	55
Figure 23.	Wait bit enabled . . . . .	55
Figure 24.	LGA 3x3x0.86 16L package outline and dimensions . . . . .	57



# 1 Pin description

Figure 1. Pin connections




Table 2. Pin description

Pin#	Name	Function
1	Vdd_IO <sup>(1)</sup>	Power supply for I/O pins
2	SCL SPC	I <sup>2</sup> C serial clock (SCL) SPI serial port clock (SPC)
3	SDA SDI SDO	I <sup>2</sup> C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
4	SDO SA0	SPI serial data output (SDO) I <sup>2</sup> C least significant bit of the device address (SA0)
5	CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: SPI idle mode / I <sup>2</sup> C communication enabled; 0: SPI communication mode / I <sup>2</sup> C disabled)
6	RES	Leave unconnected
7	INT	Programmable interrupt
8	RES	Connect to GND
9	RES	Connect to GND
10	RES	Connect to GND
11	RES	Connect to Vdd or GND
12	GND	0 V supply
13	GND	0 V supply
14	Cap	Connect to GND with ceramic capacitor <sup>(2)</sup>
15	RES	Connect to Vdd or GND
16	Vdd <sup>(3)</sup>	Power supply

1. Recommended 100 nF filter capacitor.
2. 10 nF ( $\pm 10\%$ ), 16 V. 1 nF minimum value has to be guaranteed under 11 V bias condition.
3. Recommended 100 nF plus 10  $\mu$ F capacitors.

## 2 Module specifications

### 2.1 Mechanical characteristics

@ Vdd = 2.2 V, T = 25 °C unless otherwise noted<sup>(a)</sup>

**Table 3. Mechanical characteristics**

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
LA_FS	Linear acceleration measurement range			±2		g
				±4		
				±8		
				±16		
G_FS	Angular rate measurement range			±245		dps
				±500		
				±2000		
LA_So	Linear acceleration sensitivity	FS = ±2 g		0.061		mg/LSb
		FS = ±4 g		0.122		
		FS = ±8 g		0.244		
		FS = ±16 g		0.732		
G_So	Angular rate sensitivity	FS = ±245 dps		8.75		mdps/LSb
		FS = ±500 dps		17.50		
		FS = ±2000 dps		70		
LA_TyOff	Linear acceleration typical zero-g level offset accuracy <sup>(2)</sup>	FS = ±8 g		±90		mg
G_TyOff	Angular rate typical zero-rate level <sup>(3)</sup>	FS = ±2000 dps		±30		dps
LA_ODR	Linear acceleration output data rate	Gyro ON		952 476 238 119 59.5 14.9		Hz
		Gyro OFF		952 476 238 119 50 10		Hz

a. The product is factory calibrated at 2.2 V. The operational power supply range is from 1.71 V to 3.6 V.

Table 3. Mechanical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
G_ODR	Angular digital output data rate			952 476 238 119 59.5 14.9		Hz
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. Typical zero-g level offset value after soldering.
3. Typical zero-rate level offset value after MSL3 preconditioning.

## 2.2 Electrical characteristics

@ Vdd = 2.2 V, T = 25 °C unless otherwise noted

**Table 4. Electrical characteristics**

Symbol	Parameter	Test conditions	Min.	Typ. <sup>(1)</sup>	Max.	Unit
Vdd	Supply voltage		1.71		3.6	V
Vdd_IO	Power supply for I/O		1.71		Vdd + 0.1	V
LA_Idd	Accelerometer current consumption in normal mode	ODR = 10 Hz		60		µA
		ODR = 50 Hz		160		
		ODR ≥ 119 Hz		330		
G_Idd	Gyroscope current consumption in normal mode			4.0		mA
Top	Operating temperature range		-40		+85	°C
Trise	Time for power supply rising <sup>(2)</sup>		0.01		100	ms
Twait	Time delay between Vdd_IO and Vdd <sup>(2)</sup>		0		10	ms

1. Typical specifications are not guaranteed.


2. Please refer to [Section 2.2.1: Recommended power-up sequence](#) for more details.

### 2.2.1 Recommended power-up sequence

For the power-up sequence please refer to the following figure, where:

- Trise is the time for the power supply to rise from 10% to 90% of its final value
- Twait is the time delay between the end of the Vdd\_IO ramp (90% of its final value) and the start of the Vdd ramp

**Figure 2. Recommended power-up sequence**



## 2.3 Temperature sensor characteristics

@ Vdd = 2.2 V, T = 25 °C unless otherwise noted <sup>(b)</sup>

**Table 5. Temperature sensor characteristics**

Symbol	Parameter	Test condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit
TODR	Temperature refresh rate	Gyro off <sup>(2)</sup>		50		Hz
		Gyro on		59.5		
TSen	Temperature sensitivity <sup>(3)</sup>			16		LSB/°C
Top	Operating temperature range		-40		+85	°C

1. Typical specifications are not guaranteed.
2. When the accelerometer ODR is set to 10 Hz and the gyroscope part is turned off, the TODR value is 10 Hz.
3. The output of the temperature sensor is 0 (typ.) at 25°C

b. The product is factory calibrated at 2.2 V.

## 2.4 Communication interface characteristics

### 2.4.1 SPI - serial peripheral interface


Subject to general operating conditions for Vdd and Top.

Table 6. SPI slave timing values

Symbol	Parameter	Value <sup>(1)</sup>		Unit
		Min	Max	
$t_{c(SPC)}$	SPI clock cycle	100		ns
$f_{c(SPC)}$	SPI clock frequency		10	MHz
$t_{su(CS)}$	CS setup time	5		ns
$t_{h(CS)}$	CS hold time	20		
$t_{su(SI)}$	SDI input setup time	5		
$t_{h(SI)}$	SDI input hold time	15		
$t_{v(SO)}$	SDO valid output time		50	
$t_{h(SO)}$	SDO output hold time	5		
$t_{dis(SO)}$	SDO output disable time		50	

1. Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production

Figure 3. SPI slave timing diagram



Note: Measurement points are done at  $0.2 \cdot V_{dd\_IO}$  and  $0.8 \cdot V_{dd\_IO}$ , for both input and output ports.

### 2.4.2 I<sup>2</sup>C - inter-IC control interface


Subject to general operating conditions for Vdd and Top.

Table 7. I<sup>2</sup>C slave timing values

Symbol	Parameter	I <sup>2</sup> C Standard mode <sup>(1)</sup>		I <sup>2</sup> C Fast mode <sup>(1)</sup>		Unit
		Min	Max	Min	Max	
f <sub>(SCL)</sub>	SCL clock frequency	0	100	0	400	kHz
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		μs
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		
t <sub>su(SDA)</sub>	SDA setup time	250		100		ns
t <sub>h(SDA)</sub>	SDA data hold time	0	3.45	0	0.9	μs
t <sub>h(ST)</sub>	START condition hold time	4		0.6		μs
t <sub>su(SR)</sub>	Repeated START condition setup time	4.7		0.6		
t <sub>su(SP)</sub>	STOP condition setup time	4		0.6		
t <sub>w(SP:SR)</sub>	Bus free time between STOP and START condition	4.7		1.3		

1. Data based on standard I<sup>2</sup>C protocol requirement, not tested in production.

Figure 4. I<sup>2</sup>C slave timing diagram



Note: Measurement points are done at 0.2·Vdd<sub>IO</sub> and 0.8·Vdd<sub>IO</sub>, for both ports.



## 2.5 Absolute maximum ratings

Stresses above those listed as “Absolute maximum ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 8. Absolute maximum ratings**

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
T <sub>STG</sub>	Storage temperature range	-40 to +125	°C
Sg	Acceleration <i>g</i> for 0.1 ms	10,000	<i>g</i>
ESD	Electrostatic discharge protection (HBM)	2	kV
V <sub>in</sub>	Input voltage on any control pin (including CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	0.3 to Vdd_IO +0.3	V

*Note:* Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.

## 2.6 Terminology

### 2.6.1 Sensitivity

Linear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the output value again. By doing so,  $\pm 1$  g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors.

An angular rate gyroscope is a device that produces a positive-going digital output for counterclockwise rotation around the considered axis. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time.

### 2.6.2 Zero-g and zero rate level

Linear acceleration zero-g level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 g on both the X-axis and Y-axis, whereas the Z-axis will measure 1 g. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as two's complement number). A deviation from the ideal value in this case is called zero-g offset.

Offset is to some extent a result of stress to the MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-g level change vs. temperature" in [Table 3](#). The zero-g level tolerance (TyOff) describes the standard deviation of the range of zero-g levels of a group of sensors.

The zero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time.


### 3 Functionality

#### 3.1 Operating modes

The LSM6DS0 has two operating modes available: only accelerometer active and gyroscope in power-down or both accelerometer and gyroscope sensors active at the same ODR. Switching from one mode to the other requires one write operation: writing to *CTRL\_REG6\_XL (20h)*, the accelerometer operates in normal mode and the gyroscope is powered down, writing to *CTRL\_REG1\_G (10h)* both the accelerometer and gyroscope are activated at the same ODR.

*Figure 5* depicts both modes of operation from power down.

**Figure 5. Switching operating modes**



#### 3.2 Gyroscope power modes

In the LSM6DS0, the gyroscope can be configured in three different operating modes: power-down, low-power and normal mode.

Low-power mode is available for lower ODR (14.9, 59.5, 119 Hz) while for greater ODR (238, 476, 952 Hz) the device is automatically in normal mode. *Table 9* summarizes the ODR configuration (ODR\_G[2:0] bits set in *CTRL\_REG1\_G (10h)*) and the corresponding power modes.

To enable low-power mode, the LP\_mode bit in *CTRL\_REG3\_G (12h)* has to be set to ‘1’.

Low-power mode allows reaching low-power consumption while maintaining the device always on, refer to *Table 10*.

**Table 9. Gyroscope operating modes**

ODR_G [2:0]	ODR [Hz]	Power mode <sup>(1)</sup>
000	Power-down	Power-down
001	14.9	Low-power/Normal mode
010	59.5	Low-power/Normal mode
011	119	Low-power/Normal mode
100	238	Normal mode
101	476	Normal mode
110	952	Normal mode

1. Gyroscope low-power mode is available for  $G_{FS} = \pm 2000$  dps.

**Table 10. Operating mode current consumption**

ODR [Hz]	Power mode	Current consumption <sup>(1)</sup> [mA]
14.9	Low-power	1.8
59.5	Low-power	2.3
119	Low-power	2.9
238	Normal mode	4.3
476	Normal mode	4.3
952	Normal mode	4.3

1. Typical values of gyroscope and accelerometer current consumption are based on characterization data

**Table 11. Accelerometer turn-on time**

ODR [Hz]	BW = 400 Hz <sup>(1)</sup>	BW = 200 Hz <sup>(1)</sup>	BW = 100 Hz <sup>(1)</sup>	BW = 50 Hz <sup>(1)</sup>
14.9	0	0	0	0
59.5	0	0	0	0
119	1	1	1	2
238	1	1	2	4
476	1	2	4	7
952	2	4	7	14

1. The table contains the number of samples to be discarded after switching between power-down mode and normal mode.

**Table 12. Gyroscope turn-on time**


ODR [Hz]	LPF1 only <sup>(1)</sup>	LPF1 and LPF2 <sup>(1)</sup>
14.9	2	LPF2 not available
59.5 or 119	3	13
238	4	14
476	5	15
952	8	18

1. The table contains the number of samples to be discarded after switching between low-power mode and normal mode.

### 3.3 Multiple reads (burst)


When only the accelerometer is activated and the gyroscope is in power down, starting from *OUT\_X\_XL (28h - 29h)* multiple reads can be performed. Once *OUT\_Z\_XL (2Ch - 2Dh)* is read, the system automatically restarts from *OUT\_X\_XL (28h - 29h)* (see *Figure 6*).

**Figure 6. Multiple reads: accelerometer only**




When both accelerometer and gyroscope sensors are activated at the same ODR, starting from *OUT\_X\_G (18h - 19h)* multiple reads can be performed. Once *OUT\_Z\_XL (2Ch - 2Dh)* is read, the system automatically restarts from *OUT\_X\_G (18h - 19h)* (see *Figure 7*).

**Figure 7. Multiple reads: accelerometer and gyroscope**



### 3.4 Digital block diagram

Figure 8. Digital block diagram



### 3.5 FIFO

The LSM6DS0 embeds 32 slots of 16-bit data FIFO for each of the gyroscope's three output channels, yaw, pitch and roll, and 16-bit data FIFO for each of the accelerometer's three output channels, X, Y and Z. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO. This buffer can work accordingly to five different modes: Bypass mode, FIFO-mode, Continuous mode, Continuous-to-FIFO mode and Bypass-to-Continuous. Each mode is selected by the FMODE [2:0] bits in the *FIFO\_CTRL (2Eh)* register. Programmable FIFO threshold status, FIFO overrun events and the number of unread samples stored are available in the *FIFO\_SRC (2Fh)* register and can be set to generate dedicated interrupts on the INT pin using the *INT\_CTRL (0Ch)* register.

*FIFO\_SRC (2Fh)*(FTH) goes to '1' when the number of unread samples (*FIFO\_SRC (2Fh)* (FSS5:0)) is greater than or equal to FTH [4:0] in *FIFO\_CTRL (2Eh)*. If *FIFO\_CTRL (2Eh)* (FTH[4:0]) is equal to 0, *FIFO\_SRC (2Fh)*(FTH) goes to '0'.

*FIFO\_SRC (2Fh)*(OVRN) is equal to '1' if a FIFO slot is overwritten.

*FIFO\_SRC (2Fh)*(FSS [5:0]) contains stored data levels of unread samples. When FSS [5:0] is equal to '000000', FIFO is empty. When FSS [5:0] is equal to '100000', FIFO is full and the unread samples are 32.

The FIFO feature is enabled by writing '1' in *CTRL\_REG9 (23h)* (FIFO\_EN).


To guarantee the correct acquisition of data during the switching into and out of FIFO mode, the first sample acquired must be discarded.

#### 3.5.1 Bypass mode

In Bypass mode (*FIFO\_CTRL (2Eh)*(FMODE [2:0]= 000), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

As described in *Figure 9*, for each channel only the first address is used. When new data is available the old data is overwritten.



### 3.5.2 FIFO mode


In FIFO mode (*FIFO\_CTRL (2Eh)* (FMODE [2:0] = 001) data from the output channels are stored in the FIFO until it is overwritten.

To reset FIFO content, Bypass mode should be selected by writing *FIFO\_CTRL (2Eh)* (FMODE [2:0]) to '000'. After this reset command, it is possible to restart FIFO mode, writing *FIFO\_CTRL (2Eh)* (FMODE [2:0]) to '001'.

The FIFO buffer memorizes 32 levels of data, but the depth of the FIFO can be resized by setting the STOP\_ON\_FTH bit in *CTRL\_REG9 (23h)*. If the STOP\_ON\_FTH bit is set to '1', FIFO depth is limited to *FIFO\_CTRL (2Eh)*(FTH [4:0]) + 1 data.

A FIFO threshold interrupt can be enabled (INT\_OVR bit in *INT\_CTRL (0Ch)*) in order to be raised when the FIFO is filled to the level specified by the FTH[4:0] bits of *FIFO\_CTRL (2Eh)*. When a FIFO threshold interrupt occurs, the first data has been overwritten and the FIFO stops collecting data from the input channels.

Figure 10. FIFO mode



### 3.5.3 Continuous mode

Continuous mode (*FIFO\_CTRL (2Eh)* (FMODE[2:0] = 110) provides a continuous FIFO update: as new data arrives the older is discarded.

A FIFO threshold flag *FIFO\_SRC (2Fh)*(FTH) is asserted when the number of unread samples in FIFO is greater than or equal to *FIFO\_CTRL (2Eh)*(FTH4:0).


It is possible to route *FIFO\_SRC (2Fh)*(FTH) to the INT pin by writing the INT\_FTH bit to '1' in register *INT\_CTRL (0Ch)*.

A full-flag interrupt can be enabled (*INT\_CTRL (0Ch)* (INT\_FSS5)= '1') when the FIFO becomes saturated and in order to read the contents all at once. If an overrun occurs, the oldest sample in FIFO is overwritten and the OVRN flag in *FIFO\_SRC (2Fh)* is asserted.

In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples available in *FIFO\_SRC (2Fh)* (FSS[5:0]).



Figure 11. Continuous mode




### 3.5.4 Continuous-to-FIFO mode

In Continuous-to-FIFO mode (*FIFO\_CTRL* (2Eh)(FMODE [2:0] = 011), FIFO behavior changes according to the *INT\_GEN\_SRC\_XL* (26h)(IA\_XL) bit. When the *INT\_GEN\_SRC\_XL* (26h)(IA\_XL) bit is equal to '1', FIFO operates in FIFO mode. When the *INT\_GEN\_SRC\_XL* (26h)(IA\_XL) bit is equal to '0', FIFO operates in Continuous mode.

The interrupt generator should be set to the desired configuration by means of *INT\_GEN\_CFG\_XL* (06h), *INT\_GEN\_THS\_X\_XL* (07h), *INT\_GEN\_THS\_Y\_XL* (08h) and *INT\_GEN\_THS\_Z\_XL* (09h).

The *CTRL\_REG4* (1Eh)(LIR\_XL) bit should be set to '1' in order to have latched interrupt.

Figure 12. Continuous-to-FIFO mode



### 3.5.5 Bypass-to-Continuous mode

In Bypass-to-Continuous mode (*FIFO\_CTRL (2Eh)*(FMODE[2:0] = '100'), data measurement storage inside FIFO operates in Continuous mode when *INT\_GEN\_SRC\_XL (26h)*(IA\_XL) is equal to '1', otherwise FIFO content is reset (Bypass mode).

The interrupt generator should be set to the desired configuration by means of *INT\_GEN\_CFG\_XL (06h)*, *INT\_GEN\_THS\_X\_XL (07h)*, *INT\_GEN\_THS\_Y\_XL (08h)* and *INT\_GEN\_THS\_Z\_XL (09h)*.

The *CTRL\_REG4 (1Eh)*(LIR\_XL) bit should be set to '1' in order to have latched interrupt.

**Figure 13. Bypass-to-Continuous mode**

