



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



**Automotive galvanically isolated advanced single gate driver**

Datasheet - production data

**Features**

- Qualified for automotive applications according to AEC-Q100
- High voltage rail up to 1500 V
- Driver current capability: 5 A sink/source current at 25 °C
- dV/dt transient immunity  $\pm 50$  V/ns in full temperature range
- Overall input/output propagation delay: 100 ns
- Separate sink and source for easy gate driving configuration
- Negative gate drive ability
- Active Miller clamp
- Desaturation detection
- SENSE input
- $V_{CE}$  active clamping
- Output 2-level turn-off
- Diagnostic status output
- UVLO and OVLO functions
- Programmable input deglitch filter
- Asynchronous stop command
- Programmable deadtime, with violation error
- SPI interface for parameters programming
- Temperature warning and shutdown protection
- Self-diagnostic routines for protection features
- Full effective fault protection

**Applications**

- 600/1200 V inverters
- Inverters for EV/HEV
- EV charging stations
- Industrial drives
- UPS equipment
- DC/DC converters
- Solar inverters

**Description**

The STGAP1AS is a galvanically isolated single gate driver for N-channel MOSFETs and IGBTs with advanced protection, configuration and diagnostic features. The architecture of the STGAP1AS isolates the channel from the control and the low voltage interface circuitry through true galvanic isolation. The gate driver is characterized by 5 A capability, making the device also suitable for high power inverter applications such as motor drivers in hybrid and electric vehicles and in industrial drives. The output driver section provides a rail-to-rail output with the possibility to use a negative gate driver supply. The input to output propagation delay results contained within 100 ns, providing high PWM control accuracy. Protection functions such as the Miller clamp, desaturation detection, dedicated sense pin for overcurrent detection, output 2-level turn-off, VCE overvoltage protection, UVLO and OVLO are included to easily design high reliability systems. Open drain diagnostic outputs are present and detailed device conditions can be monitored through the SPI. Each function's parameter can be programmed via the SPI, making the device very flexible and allowing it to fit in a wide range of applications. Separate sink and source outputs provide high flexibility and bill of material reduction for external components.

# Contents

<b>1</b>	<b>Block diagram</b> .....	<b>8</b>
<b>2</b>	<b>Pin connection</b> .....	<b>9</b>
<b>3</b>	<b>Electrical data</b> .....	<b>11</b>
3.1	Absolute maximum ratings .....	11
3.2	Thermal data .....	12
3.3	Recommended operating conditions .....	12
<b>4</b>	<b>Electrical characteristics</b> .....	<b>13</b>
4.1	AC operation .....	13
4.2	DC operation .....	14
<b>5</b>	<b>Isolation</b> .....	<b>21</b>
<b>6</b>	<b>Logic supply management</b> .....	<b>22</b>
6.1	Low voltage section voltage regulator .....	22
6.2	High voltage section voltage regulator .....	23
6.3	Power-up, power-down and “safe state” .....	23
6.4	Standby function .....	24
<b>7</b>	<b>Functional description</b> .....	<b>25</b>
7.1	Inputs and outputs .....	25
7.2	Deadtime and interlocking .....	26
7.3	Hardware RESET .....	29
7.4	Power supply UVLO and OVLO .....	29
7.5	Thermal warning and shutdown protection .....	30
7.6	Desaturation protection .....	30
7.7	V <sub>CE</sub> active clamping protection .....	31
7.8	SENSE overcurrent protection .....	33
7.9	Miller clamp function .....	33

7.10	2-level turn-off function	33
7.10.1	Always	34
7.10.2	Fault	34
7.10.3	Never	35
7.11	Failure management	35
7.12	Asynchronous stop command	36
7.13	Watchdog and echo	36
7.14	Security check functions	37
7.14.1	GON to gate path check	37
7.14.2	GOFF to gate path check	38
7.14.3	SENSE comparator check	40
7.14.4	SENSE resistor check	41
7.14.5	DESAT comparator check	42
7.15	Register corruption protection	43
<b>8</b>	<b>SPI interface</b>	<b>44</b>
	CRC protection	46
<b>9</b>	<b>Programming manual</b>	<b>48</b>
9.1	SPI commands	48
9.1.1	StartConfig and StopConfig commands	48
9.1.2	WriteReg command	50
9.1.3	ReadReg command	50
9.1.4	ResetStatus and GlobalReset commands	51
9.1.5	Sleep command	51
9.1.6	NOP command	52
9.2	Registers and flags description	52
9.2.1	CFG1 register (low voltage side)	53
9.2.2	CFG2 register (isolated side)	55
9.2.3	CFG3 register (isolated side)	56
9.2.4	CFG4 register (isolated side)	58
9.2.5	CFG5 register (isolated side)	59
9.2.6	STATUS1 register (low voltage side)	61
9.2.7	STATUS2 register (low voltage side)	62
9.2.8	STATUS3 register (low voltage side)	62

---

	9.2.9	TEST1 register (isolated side) . . . . .	63
	9.2.10	DIAG1CFG and DIAG2CFG registers (low voltage side) . . . . .	64
<b>10</b>		<b>Typical application diagram . . . . .</b>	<b>66</b>
<b>11</b>		<b>Package information . . . . .</b>	<b>67</b>
	11.1	SO24W package information . . . . .	67
<b>12</b>		<b>Ordering information . . . . .</b>	<b>69</b>
<b>13</b>		<b>Revision history . . . . .</b>	<b>69</b>

## List of tables

Table 1.	Pin description	9
Table 2.	Absolute maximum ratings	11
Table 3.	Thermal data	12
Table 4.	Recommended operating conditions	12
Table 5.	AC operation electrical characteristics ( $T_j = -40$ to $125$ °C, $V_{DD} = 5$ V; $V_H = 15$ V, $V_L = GNDISO$ )	13
Table 6.	DC operation electrical characteristics ( $T_j = -40$ to $125$ °C, $V_{DD} = 5$ V; $V_H = 15$ V, $V_L = GNDISO$ )	14
Table 7.	Isolation and safety-related specifications	21
Table 8.	IEC 60747-5-2 isolation characteristics	21
Table 9.	Isolation voltage as per UL 1577	21
Table 10.	Inputs true table (device NOT in “safe state”)	25
Table 11.	CRC byte examples (from host to device)	46
Table 12.	CRC byte examples (from device to host)	47
Table 13.	SPI commands	48
Table 14.	StartConfig command synopsis	48
Table 15.	StopConfig command synopsis	48
Table 16.	WriteReg command synopsis	50
Table 17.	ReadReg command synopsis	50
Table 18.	ResetStatus command synopsis	51
Table 19.	GlobalReset command synopsis	51
Table 20.	Sleep command synopsis	51
Table 21.	NOP command synopsis	52
Table 22.	Registers map	52
Table 23.	Registers access	53
Table 24.	CFG1 register	53
Table 25.	CRC enable	53
Table 26.	$V_{DD}$ supply voltage UVLO enable	53
Table 27.	$\overline{SD}$ pin FAULT management	54
Table 28.	IN-/DIAG2 pin functionality	54
Table 29.	Deadtime	54
Table 30.	Input deglitch time	54
Table 31.	CFG2 register	55
Table 32.	SENSE threshold	55
Table 33.	DESAT current	55
Table 34.	DESAT threshold	56
Table 35.	CFG3 register	56
Table 36.	2LTOth	57
Table 37.	2-level turn-off time value	58
Table 38.	CFG4 register	58
Table 39.	$V_H$ and $V_L$ supply voltages OVLO enable	58
Table 40.	UVLO protection management	59
Table 41.	$V_L$ negative supply voltage UVLO threshold	59
Table 42.	$V_H$ positive supply voltage UVLO threshold	59
Table 43.	CFG5 register	59
Table 44.	2LTO mode	60
Table 45.	SENSE comparator enabling	60
Table 46.	DESAT comparator enabling	60

---

Table 47.	Miller clamp feature enabling . . . . .	60
Table 48.	STATUS1 register . . . . .	61
Table 49.	STATUS1 register description . . . . .	61
Table 50.	STATUS2 register . . . . .	62
Table 51.	STATUS2 register description . . . . .	62
Table 52.	STATUS3 register . . . . .	62
Table 53.	STATUS3 register description . . . . .	63
Table 54.	TEST1 register . . . . .	63
Table 55.	Check mode . . . . .	64
Table 56.	DIAG1CFG register . . . . .	64
Table 57.	DIAG2CFG register . . . . .	64
Table 58.	Relation between DIAGxCFG bits and failure conditions . . . . .	65
Table 59.	SO24W package mechanical data . . . . .	68
Table 60.	Device summary . . . . .	69
Table 61.	Document revision history . . . . .	69


## List of figures

Figure 1.	Block diagram . . . . .	8
Figure 2.	Pin connection (top view) . . . . .	9
Figure 3.	Low voltage section 3.3 V voltage regulator . . . . .	22
Figure 4.	High voltage section 3.3 V voltage regulator . . . . .	23
Figure 5.	HW cross conduction prevention in half-bridge configuration with two single gate drivers . . . . .	26
Figure 6.	Transitions causing the DT generation . . . . .	27
Figure 7.	Synchronous control signal edges . . . . .	28
Figure 8.	Control edges signal overlapped, example 1 . . . . .	28
Figure 9.	Control edges signal overlapped, example 2 . . . . .	28
Figure 10.	Control edges signal not overlapped and outside DT (direct control). . . . .	28
Figure 11.	DESAT protection timing diagram . . . . .	31
Figure 12.	Example of $V_{CE}$ active clamping protection connection . . . . .	32
Figure 13.	VCECLAMP timing diagram . . . . .	32
Figure 14.	Example of short turn-on pulses when 2LTO occurs at each cycle . . . . .	34
Figure 15.	Example of short turn-off pulse when 2LTO occurs at each cycle . . . . .	34
Figure 16.	Example of operation with 2LTO in "Fault" mode . . . . .	35
Figure 17.	Gate paths check circuitry . . . . .	39
Figure 18.	SENSE comparator and resistor check circuitry . . . . .	40
Figure 19.	DESAT comparator check circuitry . . . . .	42
Figure 20.	SPI timings . . . . .	44
Figure 21.	SPI daisy chain connection example . . . . .	45
Figure 22.	SPI daisy chain connection example when bootstrap technique is used for high-side drivers . . . . .	45
Figure 23.	Block diagram of the CRC generator . . . . .	46
Figure 24.	STGAP1AS recommended configuration flow . . . . .	49
Figure 25.	Typical application diagram in half-bridge configuration . . . . .	66
Figure 26.	SO24W package outline . . . . .	67
Figure 27.	SO24W suggested land pattern . . . . .	68



# 1 Block diagram

Figure 1. Block diagram



## 2 Pin connection

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin no.	Pin name	Type	Function
7	VDD	Power supply	Power supply for low voltage section and internal 3.3 V regulator
6	VREG	Power supply	Internal 3.3 V regulator output and supply pin
11	$\overline{SD}$	Logic input	Shutdown input (active low)
9	IN+	Logic input	Gate command input
8	IN-/ $\overline{DIAG2}$	Logic input/open drain output	Gate command input /open drain diagnostic output
10	$\overline{DIAG1}$	Open drain output	Open drain diagnostic output
1, 12	GND	Ground	Low voltage section ground
4	$\overline{CS}$	Logic input	SPI chip select (active low)
5	CK	Logic input	SPI clock
3	SDI	Logic input	SPI serial data input
2	SDO	Logic output	SPI serial data output
19	VCECLAMP	Analog input	$V_{CE}$ active clamping protection
18	DESAT	Analog input/output	Desaturation protection
15	VREGISO	Power supply	Internal regulator output pin for decoupling
17	VH	Power supply	Positive power supply for high voltage section
20	GON	Analog output	Gate source output

Table 1. Pin description (continued)

Pin no.	Pin name	Type	Function
21	GOFF	Analog output	Gate sink output
22	CLAMP	Analog output	Miller clamp
14, 23	VL	Power supply	Negative power supply or ground for high voltage section
13	GNDISO	Ground	High voltage section (isolated) ground
16	SENSE	Analog input	Sense input for overcurrent protection
24	ASC	Analog input	Asynchronous stop command

### 3 Electrical data

#### 3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Min.	Max.	Unit
$dV_{ISO}/dt$	Common mode transient immunity	$V_{CM} = 1500\text{ V}$	-	50	V/ns
VDD	Low voltage section power supply voltage vs. GND	-	-0.30	6.50	V
VREG	Low voltage section internal regulator voltage vs. GND	-	-0.30	3.60	V
VREGISO	High voltage section internal regulator voltage vs. GNDISO	-	-0.30	3.60	V
$V_{LOGIC}$	Logic pins voltage vs. GND	-	-0.30	$VDD + 0.30$	V
VHL	Differential supply voltage (VH vs. VL)	-	-0.30	40	V
VH	Positive supply voltage (VH vs. GNDISO)	-	-0.30	40	V
VL	Negative supply voltage (VL vs. GNDISO)	-	-15	0.30	V
$V_{OUT}$	Voltage on gate driver outputs (GON, GOFF, CLAMP vs. VL)	-	$VL - 0.30$	$VH + 0.30$	V
$V_{DESAT}$	Voltage on DESAT pin vs. GNDISO	-	-0.30	$VH + 0.30$	V
$V_{SENSE}$	Voltage on SENSE pin vs. GNDISO	-	-2	$(VH + 0.30, 20)_{min}$	V
$V_{CECLAMP}$	Voltage on VCECLAMP pin vs. VL	-	$VL - 0.30$	$VH + 0.30$	V
$V_{ASC}$	Voltage on ASC pin vs. GNDISO	-	-0.30	$VH + 0.30$	V
$I_{DIAGx}$	Open drain DC output current	$V_{DIAGx} < 0.8\text{ V}$		20	mA
$V_{DIAGx}$	Open drain output voltage	-	-0.30	6.50	V
$T_J$	Junction temperature	-	-40	150	°C
$T_S$	Storage temperature	-	-50	150	°C
$T_A$	Ambient temperature	-	-40	125	°C
$P_{Din}$	Power dissipation input chip	-	-	65	mW
$P_{Dout}$	Power dissipation output chip	-	-	$(T_{J,max} - T_A)/R_{th(JA)} - P_{Din}$	W
$dH/dt$	Magnetic field immunity	-	-	100	A/(m·s)
ESD	Human body model	-		2	kV

### 3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{th(JA)}$	Thermal resistance junction to ambient <sup>(1)</sup>	65	°C/W

1. The STGAP1AS mounted on the EVALSTGAP1AS rev 2.0 board (two-layer FR4 PCB).

### 3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Pin	Parameter	Test condition	Min.	Max.	Unit
VH	17	Positive supply voltage (VH vs. GNDISO)	-	4.50 <sup>(1)</sup>	36	V
VL	14, 23	Negative supply voltage (VL vs. GNDISO)	-	GNDISO - 10	GNDISO <sup>(2)</sup>	V
VHL	-	Differential supply voltage (VH vs. VL)	-	-	36	V
VDD	7	Low voltage section power supply voltage vs. GND	-	4.50	5.50	V
VREG	6	Low voltage section internal regulator voltage vs. GND	(3)	3.3 ± 5%		V
V <sub>LOGIC</sub>	2, 3, 4, 5, 8, 9, 11	Logic pins voltage vs. GND	-	-	(VDD, 5) <sub>min</sub>	V
ASC	24	ASC pin voltage	-	GNDISO	(VH, 15) <sub>min</sub>	V
V <sub>DESATth</sub>	18	Desaturation protection threshold	DESAT enabled	-	VH - 1.50	V
f <sub>SW</sub>		Maximum switching frequency <sup>(4)</sup>	*	-	150	kHz

1. When UVLO is enabled this value is  $VH_{on,max}$ .
2. When UVLO is enabled this value is  $VL_{on,min}$ .
3. When VDD is connected to the VREG pin (refer to [Section 6 on page 22](#)).
4. Actual limit depends on power dissipation constraints.

## 4 Electrical characteristics

### 4.1 AC operation

**Table 5. AC operation electrical characteristics**  
( $T_j = -40$  to  $125$  °C,  $V_{DD} = 5$  V;  $V_H = 15$  V,  $V_L = GNDISO$ )

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{\text{deglitch}}$	8, 9, 11	Input deglitch time	INfilter = '11'	50	70	90	ns
			INfilter = '01'	100	160	220	ns
			INfilter = '10'	420	500	580	ns
$t_{\text{INmin}}$		Minimum propagated input pulse	INfilter = '00' and (2LTO_EN = '1' or 2LTOtime = 0x0)	-	-	20	ns
$t_{\text{Don}}$	8, 9, 11, 20	Input to output propagation delay ON	Deglitch filter and 2LTO disabled	90	100	130	ns
$t_{\text{Doff}}$	8, 9, 11, 21	Input to output propagation delay OFF	Deglitch filter and 2LTO disabled	90	100	130	ns
$t_r$	20	GON rise time	$V_L = 0$ V; $C_L = 2$ nF, 10% ÷ 90%	-	-	25	ns
$t_f$	21	GOFF rise time	$V_L = 0$ V $C_L = 2$ nF, 90% ÷ 10%	-	-	25	ns
PWD	8, 9, 11, 20, 21	Pulse width distortion $ t_{\text{Don}} - t_{\text{Doff}} $	$t_{\text{IN}} > 100$ ns Deglitch filter and 2LTO disabled	-	4	10	ns
DT	8, 9, 20, 21	Deadtime	DTset = '01'	205	250	295	ns
			DTset = '10'	650	800	945	
			DTset = '11'	985	1200	1415	
$t_{\text{release}}$	11	Minimum flag release time	$\overline{SD} = '0'$ , $SD\_FLAG = '1'$	-	-	105	$\mu\text{s}$

## 4.2 DC operation

**Table 6. DC operation electrical characteristics**  
( $T_j = -40$  to  $125$  °C,  $V_{DD} = 5$  V;  $V_H = 15$  V,  $V_L = GNDISO$ )

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Logic inputs/output</b>							
$V_{ol}$	2	SDO logic "0" output voltage	$I = 4$ mA	-	-	0.15	V
$V_{oh}$		SDO logic "1" output voltage	$I = 4$ mA	4.85	-	-	V
$I_{INh}$	8, 9	INx logic "1" input bias current	$V_{IN} = 5$ V (pin 8 used as IN-)	55	85	145	$\mu$ A
$I_{INl}$		INx logic "0" input bias current	$V_{IN} = 0$ V (pin 8 used as IN-)	-	-	0.10	$\mu$ A
$I_{SDh}$	11	$\overline{SD}$ logic "1" input bias current	$V_{SD} = 5$ V	55	85	145	$\mu$ A
$I_{SDl}$		$\overline{SD}$ logic "0" input bias current	$V_{SD} = 0$ V	-	-	0.10	$\mu$ A
$R_{in\_pd}$	8, 9, 11	Input pull-down resistors	$V_{IN} = 5$ V (pin 8 used as IN-)	35	60	85	k $\Omega$
$R_{in\_pu}$	4	$\overline{CS}$ input pull-up resistor	$\overline{CS} = GND$	35	55	80	k $\Omega$
$V_{il}$	3, 4, 5, 8, 9, 11	Low logic level voltage	-	$0.29 \cdot V_{DD}$	$0.33 \cdot V_{DD}$	$0.37 \cdot V_{DD}$	V
$V_{ih}$		High logic level voltage	-	$0.62 \cdot V_{DD}$	$0.66 \cdot V_{DD}$	$0.79 \cdot V_{DD}$	V
<b>Driver buffer section</b>							
$I_{GON}$	20	Source short-circuit current	$V_{IN} < V_{ih}$ , $T_{pulse} < 5$ $\mu$ s, DC = 1% $T_j = 25$ °C $T_j = -40 \div +125$ °C	2.50	5	7	A
$I_{GOFF}$	21	Sink short-circuit current	$V_{IN} < V_{ih}$ , $T_{pulse} < 5$ $\mu$ s, DC = 1% $T_j = 25$ °C $T_j = -40 \div +125$ °C	2.50	5	6	A
$V_{GOFFL}$	21	GOFF output low level voltage	$I_{GOFF} = 0.1$ A $I_{GOFF} = 1$ A	$V_L + 0.03$ $V_L + 0.50$	$V_L + 0.09$ $V_L + 1$	$V_L + 0.15$ $V_L + 1.80$	V
$V_{GONH}$	20	GON output high level voltage	$I_{GON} = 0.1$ A $I_{GON} = 1$ A	$V_H - 0.18$ $V_H - 2.10$	$V_H - 0.10$ $V_H - 1.30$	$V_H - 0.05$ $V_H - 0.50$	V
SafeClp	20, 21, 22	GOFF active clamp	$I_{GOFF} = 0.2$ A; VH floating; GON = GOFF = CLAMP	-	-	3	V

**Table 6. DC operation electrical characteristics**  
 (T<sub>j</sub> = -40 to 125 °C, VDD = 5 V; VH = 15 V, VL = GNDISO) (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>Supply voltage</b>							
I <sub>REG</sub>	6	VREG short-circuit current (see <a href="#">Section 7.3 on page 29</a> )	0.1 V < VREG < 3.0 V	-	60	120	mA
			VREG < 0.1 V	-	15	35	
VDD <sub>on</sub>	7	VDD UVLO turn-on threshold	-	3.95	4.10	4.30	V
VDD <sub>off</sub>		VDD UVLO turn-off threshold	-	3.65	3.80	4	V
VDD <sub>hys</sub>		VDD UVLO hysteresis	-	0.15	-	-	V
OVVDD <sub>on</sub>		VDD OVLO turn-on threshold	-	5.30	5.50	5.90	V
OVVDD <sub>off</sub>		VDD OVLO turn-off threshold	-	5.40	5.70	6.10	V
OVVDD <sub>hys</sub>		VDD OVLO hysteresis	-	100	200	300	mV
I <sub>QDD</sub>	7	VDD quiescent supply current	VDD = 5 V; SD = 5 V; INx = GND; f = 0 Hz	5.20	6.50	7.50	mA
			VDD = 5 V; SD = 5 V; f <sub>SW</sub> = f <sub>SW,max</sub>	6.00	8.50	9.50	mA
VH <sub>on</sub>	17	VH UVLO turn-on threshold	VHONth = '01'	9.40	10	10.50	V
			VHONth = '10'	11.30	12	12.60	
			VHONth = '11'	13.15	14	14.70	
VH <sub>off</sub>		VH UVLO turn-off threshold	VHONth = '01'	8.45	9	9.45	V
			VHONth = '10'	10.35	11	11.55	
			VHONth = '11'	12.25	13	13.65	
VH <sub>hyst</sub>	VH UVLO hysteresis	-	0.70	1	1.30	V	
VL <sub>on</sub>	14, 23	VL UVLO turn-on threshold	VLONth = '01'	-3.15	-3	-2.80	V
			VLONth = '10'	-5.25	-5	-4.70	
			VLONth = '11'	-7.35	-7	-6.55	
VL <sub>off</sub>		VL UVLO turn-off threshold	VLONth = '01'	-2.15	-2	-1.90	V
			VLONth = '10'	-4.25	-4	-3.80	
			VLONth = '11'	-6.35	-6	-5.70	
VL <sub>hys</sub>	VL UVLO hysteresis	-	0.70	1	1.20	V	



**Table 6. DC operation electrical characteristics**  
 (T<sub>j</sub> = -40 to 125 °C, VDD = 5 V; VH = 15 V, VL = GNDISO) (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
OV <sub>VHoff</sub>	17	VH OVLO turn-off threshold	OVLO_EN = '1'	17.80	19	20	V
OV <sub>VHon</sub>		VH OVLO turn-on threshold	OVLO_EN = '1'	16.90	18	18.90	V
OV <sub>VHhys</sub>		VH OVLO hysteresis	OVLO_EN = '1'	0.60	1	1.30	V
OV <sub>VLoff</sub>	14, 23	VL OVLO turn-off threshold	OVLO_EN = '1'	-10.50	-10	-9.40	V
OV <sub>VLon</sub>		VL OVLO turn-on threshold	OVLO_EN = '1'	-9.45	-9	-8.55	V
OV <sub>VLhyst</sub>		VL OVLO hysteresis	OVLO_EN = '1'	0.70	1	1.30	V
I <sub>QH</sub>	17	VH quiescent supply current	$\overline{SD} = 5\text{ V};$ IN+ = 5 V; IN- = GND	5	6.70	7.50	mA
I <sub>QL</sub>	14, 23	VL quiescent supply current	$\underline{VL} = -5\text{ V};$ SD = 5 V; IN+ = IN- = GND	300	420	550	μA
<b>Desaturation protection</b>							
V <sub>DESATth</sub>	18	Desaturation threshold	DESATth = '000';	2.60	3	3.10	V
			DESATth = '001'	3.60	4	4.20	
			DESATth = '010'	4.60	5	5.30	
			DESATth = '011'	5.50	6	6.30	
			DESATth = '100'	6.50	7	7.40	
			DESATth = '101'	7.40	8	8.40	
			DESATth = '110'	8.30	9	9.40	
t <sub>DESfilter</sub>	18	DESAT pin deglitch filter	DESATth = '100' <sup>(1)</sup>	10	20	30	ns
I <sub>DESAT</sub>	18	DESAT blanking charge current	DESATcur = '00'; V <sub>DESAT</sub> = 0 V	220	250	265	μA
			DESATcur = '01'; V <sub>DESAT</sub> = 0 V	440	500	525	
			DESATcur = '10'; V <sub>DESAT</sub> = 0 V	660	750	800	
			DESATcur = '11'; V <sub>DESAT</sub> = 0 V	885	1000	1050	
I <sub>DESoff</sub>	18	DESAT blanking discharge current	V <sub>DESAT</sub> = 8 V	50	70	90	mA

**Table 6. DC operation electrical characteristics**  
 (T<sub>j</sub> = -40 to 125 °C, VDD = 5 V; VH = 15 V, VL = GNDISO) (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
t <sub>BLK</sub>	18	DESAT protection fixed blanking time		160	250	340	ns
t <sub>DESAT</sub>		DESAT protection intervention time	V <sub>DESAT</sub> = V <sub>DESATh</sub> to GOFF 90% C <sub>LOAD</sub> = 10 nF 2LTO disabled	80	150	220	ns
<b>SENSE overcurrent function</b>							
V <sub>SENSEth</sub>	16	SENSE protection threshold	SENSEth = '000'	88	100	112	mV
			SENSEth = '001'	110	125	140	
			SENSEth = '010'	135	150	165	
			SENSEth = '011'	158	175	192	
			SENSEth = '100'	185	200	215	
			SENSEth = '101'	235	250	268	
			SENSEth = '110'	285	300	315	
			SENSEth = '111'	380	400	420	
t <sub>SENSE</sub>		SENSE protection intervention time	SENSEth = '111' 0 → 1 V step on V <sub>SENSE</sub> to GOFF 90%; C <sub>LOAD</sub> = 10 nF 2LTO disabled	-	95	120	ns
<b>2-level turn-off function</b>							
V <sub>2LTOth</sub>	21	2LTO threshold	2LTOth = '0000'	6.65	7.00	7.35	V
			2LTOth = '0001'	7.12	7.50	7.88	
			2LTOth = '0010'	7.60	8.00	8.40	
			2LTOth = '0011'	8.07	8.50	8.93	
			2LTOth = '0100'	8.55	9.00	9.45	
			2LTOth = '0101'	9.02	9.50	9.98	
			2LTOth = '0110'	9.50	10.00	10.50	
			2LTOth = '0111'	9.97	10.50	11.03	
			2LTOth = '1000'	10.45	11.00	11.55	
			2LTOth = '1001'	10.92	11.50	12.08	
			2LTOth = '1010'	11.40	12.00	12.60	
			2LTOth = '1011'	11.87	12.50	13.13	
			2LTOth = '1100'	12.35	13.00	13.65	
			2LTOth = '1101'	12.82	13.50	14.18	
			2LTOth = '1110'	13.30	14.00	14.70	
2LTOth = '1111'	13.77	14.50	15.23				

**Table 6. DC operation electrical characteristics**  
 (T<sub>j</sub> = -40 to 125 °C, VDD = 5 V; VH = 15 V, VL = GNDISO) (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
t <sub>2LTOtime</sub>	21	2LTO time	2LTOtime = '0001'	0.64	0.75	0.89	μs
			2LTOtime = '0010'	0.89	1.00	1.15	
			2LTOtime = '0011'	1.36	1.50	1.65	
			2LTOtime = '0100'	1.83	2.00	2.18	
			2LTOtime = '0101'	2.30	2.50	2.70	
			2LTOtime = '0110'	2.77	3.00	3.23	
			2LTOtime = '0111'	3.25	3.50	3.75	
			2LTOtime = '1000'	3.47	3.75	4.03	
			2LTOtime = '1001'	3.71	4.00	4.29	
			2LTOtime = '1010'	3.94	4.25	4.56	
			2LTOtime = '1011'	4.18	4.50	4.82	
			2LTOtime = '1100'	4.42	4.75	5.08	
			2LTOtime = '1101'	4.66	5.00	5.34	
			2LTOtime = '1110'	4.90	5.25	5.63	
2LTOtime = '1111'	5.12	5.50	5.95				
<b>Diagnostic outputs</b>							
t <sub>DIAG1,2</sub>	8, 10	Fault event to $\overline{\text{DIAGx}}$ Low delay	Fault event to $\overline{\text{DIAGx}}$ 90%	-	5	-	μs
I <sub>DIAG1</sub>		$\overline{\text{DIAG1}}$ low level sink current	V <sub>DIAG1</sub> = 0.4 V	10	18	30	mA
I <sub>DIAG2</sub>		$\overline{\text{DIAG2}}$ low level sink current	V <sub>DIAG2</sub> = 0.4 V	10	18	30	mA
R <sub>DIAG1,2</sub>		$\overline{\text{DIAGx}}$ pull-down resistor	-	300	550	800	kΩ
<b>Clamp Miller function</b>							
V <sub>CLAMPth</sub>	22	CLAMP voltage threshold	CLAMP vs. GNDISO	1.70	2	2.30	V
I <sub>CLAMP</sub>		Clamp short-circuit current	V <sub>IN</sub> < V <sub>ih</sub> , T <sub>pulse</sub> < 5 μs, DC = 1% T <sub>j</sub> = 25 °C T <sub>j</sub> = -40 ÷ +125 °C	2.50	5	6	A
V <sub>CLAMP_L</sub>		Clamp low level output voltage	I <sub>CLAMP</sub> = 1 A	VL + 0.50	VL + 1	VL + 1.80	V
<b>V<sub>CE</sub> active clamping protection</b>							
V <sub>VCECLth</sub>	19	V <sub>CE</sub> clamping threshold	-	VL + 1.20	VL + 1.60	VL + 2	V
V <sub>VCECLhyst</sub>		V <sub>CE</sub> clamping threshold hysteresis	-	0.30	0.50	0.60	V

**Table 6. DC operation electrical characteristics**  
**( $T_j = -40$  to  $125$  °C,  $V_{DD} = 5$  V;  $V_H = 15$  V,  $V_L = GNDISO$ ) (continued)**

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{VCECLOff}$	19	$V_{CE}$ clamping time-out	-	2	2.30	2.60	$\mu s$
$t_{VCECL}$		$V_{CE}$ clamping intervention time <sup>(1)</sup>	-	-	20	-	ns
<b>ASC function</b>							
$V_{ASCI}$	24	Low logic level voltage	-	0.80	1.10	1.40	V
$V_{ASCh}$		High logic level voltage	-	1.80	2.20	2.40	V
$I_{ASCh}$		ASC logic "1" input bias current	$V_{ASC} = 5$ V	55	100	145	$\mu A$
$I_{ASCI}$		ASC logic "0" input bias current	$V_{ASC} = 0$ V	-	-	0.10	$\mu A$
$R_{ASC}$		ASC pull-down resistors	$V_{ASC} = 5$ V	35	50	70	$k\Omega$
$t_{ASC}$		ASC intervention time	$V_{ASC} = 5$ V	100	-	250	ns
<b>Functionality checks</b>							
$t_{Gchk}$	20, 21	Gate path check time (GON/GOFF) <sup>(2)</sup>	-	-	-	30	$\mu s$
$V_{Gchk}$	20	Gate path check voltage (GON)	-	$0.7 \times V_H$	$0.76 \times V_H$	$0.84 \times V_H$	V
$t_{Rchk}$	16	SENSE resistor check time	-	-	-	15	$\mu s$
$I_{GOFFchk}$	21	GOFF path check current	-	-420	-350	-280	$\mu A$
$I_{SENSERchk}$	16	SENSE resistor check current	$V_{SENSE} < 1$ V	8	10	12	$\mu A$
$t_{SENSEchk}$		SENSE comparator check time	-	-	-	15	$\mu s$
$t_{DESATchk}$	18	DESAT comparator check time	-	-	-	15	$\mu s$
<b>Overtemperature protection</b>							
$T_{WN}$	-	Warning temperature <sup>(1)</sup>	-	125	-	-	°C
$T_{SD}$	-	Shutdown temperature <sup>(1)</sup>	-	155	-	-	°C
$T_{hys}$	-	Temperature hysteresis <sup>(1)</sup>	-	-	20	-	°C
<b>Standby</b>							
$I_{STBY\_VDD}$	7	VDD standby current	$V_{DD} = 5$ V	0.40	0.80	1	mA
$t_{sleep}$	-	Standby time	$\overline{SD} = '0'$ , measured from $\overline{CS}$ rise	500	700	900	ns
$t_{awake}$	-	Logic wake-up time <sup>(1)</sup>	$\overline{SD} = '1'$	5	-	-	$\mu s$

**Table 6. DC operation electrical characteristics**  
 (T<sub>j</sub> = -40 to 125 °C, VDD = 5 V; VH = 15 V, VL = GNDISO) (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
<b>SPI<sup>(1)</sup></b>							
t <sub>CKmax</sub>	5	Maximum SPI clock frequency	-	5	-	-	MHz
t <sub>rCK</sub> t <sub>fCK</sub>		SPI clock rise and fall time	CL = 30 pF	-	-	25	ns
t <sub>hCK</sub> t <sub>iCK</sub>		SPI clock high and low time	-	75	-	-	ns
t <sub>setCS</sub>	4	$\overline{\text{CS}}$ setup time	-	350	-	-	ns
t <sub>holCS</sub>		$\overline{\text{CS}}$ hold time	-	10	-	-	ns
t <sub>desCS</sub>	4	$\overline{\text{CS}}$ deselect time <sup>(3)</sup>	Local register read	800	-	-	μs
			Remote register read	30	-	-	
			Start configuration	22	-	-	
			Stop configuration	5	-	-	
			Reset status register	50	-	-	
			Any other command	700	-	-	ns
t <sub>setSDI</sub>	3	SDI setup time	-	25	-	-	ns
t <sub>holSDI</sub>		SDI hold time	-	20	-	-	ns
t <sub>enSDO</sub>	2	SDO enable time	-	-	-	38	ns
t <sub>disSDO</sub>		SDO disable time	-	-	-	47	ns
t <sub>vSDO</sub>		SDO valid time	-	-	-	57	ns
t <sub>holSDO</sub>		SDO hold time	-	37	-	-	ns
t <sub>SDLCSL</sub>	4,11	$\overline{\text{SD}}$ falling to $\overline{\text{CS}}$ falling	-	350	-	-	ns
t <sub>CSHSDH</sub>	4,11	$\overline{\text{CS}}$ rising to $\overline{\text{SD}}$ rising	-	350	-	-	ns

1. Characterization data, not tested in production.
2. The actual waiting time depends on the gate charge size.
3. See [Table 22 on page 52](#) and [Section 9.1.3 on page 50](#).

## 5 Isolation

**Table 7. Isolation and safety-related specifications**

Parameter	Symbol	Value	Unit	Conditions
Clearance (minimum external air gap)	CLR	8	mm	Measured from input terminals to output terminals, shortest distance through air
Creepage (minimum external tracking)	CPG	8	mm	Measured from input terminals to output terminals, shortest distance path along body
Comparative tracking index (tracking resistance)	CTI	≥ 400	-	DIN IEC 112/VDE 0303 Part 1
Isolation group	-	II	-	Material group (DIN VDE 0110, 1/89, Table 1)

**Table 8. IEC 60747-5-2 isolation characteristics**

Parameter	Symbol	Test conditions	Characteristic	Unit
Installation classification (EN 60664-1, Table 1 - see <sup>(1)</sup> ) For rated mains voltage ≤ 150 V <sub>rms</sub> For rated mains voltage ≤ 300 V <sub>rms</sub> For rated mains voltage ≤ 600 V <sub>rms</sub>	-	-	I - IV I - III I - II	-
Pollution degree (EN 60664-1)	-	-	2	-
Maximum working isolation voltage	V <sub>IORM</sub>	-	1500	V <sub>PEAK</sub>
Input to output test voltage as per IEC 60747-5-2	V <sub>PR</sub>	Method a, type test V <sub>PR</sub> = V <sub>IORM</sub> × 1.6, t <sub>m</sub> = 10 s Partial discharge < 5 pC	2400	V <sub>PEAK</sub>
		Method b, 100 % production test V <sub>PR</sub> = V <sub>IORM</sub> × 1.875, t <sub>m</sub> = 1 s Partial discharge < 5 pC	2815	V <sub>PEAK</sub>
Transient overvoltage as per IEC 60747-5-2 (highest allowable overvoltage)	V <sub>IOTM</sub>	t <sub>ini</sub> = 60 s type test	4000	V <sub>PEAK</sub>
Maximum surge isolation voltage	V <sub>IOSM</sub>	Type test	4000	V <sub>PEAK</sub>
Isolation resistance	R <sub>IO</sub>	V <sub>IO</sub> = 500 V at T <sub>S</sub>	>10 <sup>9</sup>	Ω

1. For three-phase systems the values in the table refer to the line-to-neutral voltage.

**Table 9. Isolation voltage as per UL 1577**


Description	Symbol	Characteristic	Unit
Isolation withstand voltage, 1 min. (type test)	V <sub>ISO</sub>	2500\3536	V <sub>rms</sub> \V <sub>PEAK</sub>
Isolation withstand test, 1 sec. (100% production)	V <sub>ISOtest</sub>	3000\4245	V <sub>rms</sub> \V <sub>PEAK</sub>

## 6 Logic supply management

### 6.1 Low voltage section voltage regulator

The device integrates in the low voltage section a linear voltage regulator that can be used to obtain the 3.3 V logic core supply voltage from an external 5 V supply voltage. If an external 3.3 V supply voltage is available the VDD and VREG have to be shorted as shown in [Figure 3](#). The logic IOs are referred to the VDD voltage (see [Table 6 on page 14](#) for details).

**Figure 3. Low voltage section 3.3 V voltage regulator**



Undervoltage protection is available on the VDD supply pin (disabled by default).

When the VDD voltage goes below the  $V_{DDoff}$  threshold the device and its outputs goes in “safe state” (see [Section 6.3](#)) and the UVLOD status flag is forced low. Once the protection is triggered, the UVLOD flag is latched and the device remains in “safe state” until the UVLOD flag is not released. See [Section 7.11 on page 35](#) for indication on how the failure flags can be released.

This protection can be enabled writing the UVLOD\_EN bit of the CFG1 register (disabled by default).


Oversvoltage protection is available on the VDD supply pin.

When the VDD voltage goes over the  $OV_{VDDoff}$  threshold the device and its outputs goes in “safe state” and the OVLOD status flag is set. The device remains in “safe state” and the OVLOD flag is latched, see [Section 7.11](#) for indication on how the failure flags can be released.

## 6.2 High voltage section voltage regulator

The device integrates in the high voltage section a linear voltage regulator that generates the 3.3 V logic core supply voltage from an external supply voltage connected to the VH pin.

**Figure 4. High voltage section 3.3 V voltage regulator**



If the voltage at the VREGISO pin goes below the minimum operating threshold which causes the logic reset, the REGERRR bit in the STATUS2 register is set high.

## 6.3 Power-up, power-down and “safe state”

The following conditions define the device's “safe state”:

- GOFF = ON state
- GON = high impedance
- CLAMP = ON state (if  $CLAMP < 'GNDISO + V_{CLAMPth}'$ )
- DESAT = GNDISO (internal switch on and current generator off)

Such conditions are guaranteed at power-up of the isolated side (also for  $VH < VH_{on}$  and  $VL > VL_{on}$ ) and during the whole device power-down phase (also for  $VH < VH_{off}$  and  $VL > VL_{off}$ ), whatever the value of the input pins.

The device integrates a structure which clamps the driver output to a voltage smaller than SafeClp when the VH voltage is not high enough to actively turn the Goff N-channel MOSFET on.

If the VH positive supply pin is floating the GOFF pin is clamped to a voltage smaller than SafeClp.

After power-up of the isolated side the REGERRR status flag is latched and the device is forced in “safe state”. See [Section 7.11 on page 35](#) for indication on how the failure flags can be released.

After power-up of the low voltage side the REGERRL and UVLOD status flags are latched and the device is forced in “safe state”. See [Section 7.11](#) for indication on how the failure flags can be released.

The UVLOH flag is also forced high at the power-up of the low voltage side, but its value is set to zero as soon as the isolated side power-up is completed.



## 6.4 Standby function

The device can be put in standby mode to reduce the power consumption on VDD via the SPI command "Sleep" (refer to [Section 9.1.5 on page 51](#)).

The proper sequence is:

1. Pull-down the  $\overline{SD}$  pin: the driver section will be put in "safe state"
2. Send a Sleep command
3. After a  $t_{\text{sleep}}$  time the device can be considered actually in the sleep mode.

To exit from the sleep mode it is necessary to set the  $\overline{SD}$  high for at least  $t_{\text{awake}}$  while keeping IN+ low.

After a  $t_{\text{awake}}$  time the device can accept new commands and the REGERRR bit is set to indicate that the device needs to be reprogrammed.

If the  $\overline{SD}$  pin is raised while  $t_{\text{sleep}}$  is still not expired, the device returns to the operation mode within a  $t_{\text{awake}}$  time.

## 7 Functional description

### 7.1 Inputs and outputs

The device is controlled through following logic inputs:

- $\overline{SD}$ : active low shutdown input
- $IN+$ : driver input
- $\overline{CS}$ : active low chip select (SPI)
- $SDI$ : serial data input (SPI)
- $CK$ : serial clock (SPI)

And following logic outputs:

- $SDO$ : serial logic output (SPI)
- $DIAG1$ : diagnostic signal (open drain)

And following IO pin:

- $IN/\overline{DIAG2}$ : driver input or diagnostic open drain output.

Logic input thresholds and output ranges vary according to VDD voltage. In particular, the device is designed to work with VDD supply voltages of 5 V or 3.3 V.

The operation of the driver IOs can be programmed through  $DIAG\_EN$  bits as described in [Table 10](#).

**Table 10. Inputs true table (device NOT in “safe state”)**

Bit in CFG1 register	Input pins			Output pins	
	$\overline{SD}$	$IN+$	$IN-$	$GON$	$GOFF$
X	0	X	X	OFF	ON
0	1	0	0	OFF	ON
0	1	0	1	OFF	ON
0	1	1	0	ON	OFF
0	1	1	1	OFF	ON
1	1	0	X <sup>(1)</sup>	OFF	ON
1	1	1	X <sup>(1)</sup>	ON	OFF

1. The  $IN/\overline{DIAG2}$  pin is used as the open drain output for diagnostic signaling (refer to [Section 7.11 on page 35](#)).

A deglitch filter is applied to device inputs ( $\overline{SD}$ ,  $IN+$ ,  $IN-$ ). Each input pulse, positive and negative, shorter than the programmed  $t_{deglitch}$  value is neglected by internal logic.

De-glitch time can be programmed as listed in [Table 30 on page 54](#).

When the deglitch filter is disabled ( $INfilter = '00'$ ) and the 2-level turn-off function is disabled ( $2LTOtime = 0x0$ ) or enabled only after a fault event ( $2LTO\_EN = '1'$ ), a minimum input pulse  $t_{INmin}$  is required to change the device output status. The minimum input pulse timing filters out both positive and negative pulses at the  $IN+$ ,  $IN-$  and  $\overline{SD}$  pins.