



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us


Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

gapDRIVE™: galvanically isolated single gate driver

Datasheet - production data



Features

- Qualified for automotive applications according to AEC-Q100
- High voltage rail up to 1500 V
- Driver current capability: 5 A sink/source current at 25 °C
- dV/dt transient immunity ± 50 V/ns in full temperature range
- Overall input/output propagation delay: 100 ns
- Separate sink and source for easy gate driving configuration
- Negative gate drive ability
- Active Miller clamp
- Desaturation detection
- SENSE input
- V_{CE} active clamping
- Output 2-level turn-off
- Diagnostic status output
- UVLO and OVLO functions
- Programmable input deglitch filter
- Asynchronous stop command
- Programmable deadtime, with violation error
- SPI interface for parameters programming
- Temperature warning and shutdown protection
- Self-diagnostic routines for protection features
- Full effective fault protection

Applications

- 600/1200 V inverters
- Inverters for EV\HEV
- EV charging stations
- Industrial drives
- UPS equipment
- DC/DC converters
- Solar inverters

Description

The STGAP1S gapDRIVE™ is a galvanically isolated single gate driver for N-channel MOSFETs and IGBTs with advanced protection, configuration and diagnostic features. The architecture of the STGAP1S isolates the channel from the control and the low voltage interface circuitry through true galvanic isolation.

The gate driver is characterized by 5 A capability, making the device also suitable for high power inverter applications such as motor drivers in hybrid and electric vehicles and in industrial drives. The output driver section provides a rail-to-rail output with the possibility to use a negative gate driver supply.

The input to output propagation delay results contained within 100 ns, providing high PWM control accuracy.

Protection functions such as the Miller clamp, desaturation detection, dedicated sense pin for overcurrent detection, output 2-level turn-off, VCE overvoltage protection, UVLO and OVLO are included to easily design high reliability systems. Open drain diagnostic outputs are present and detailed device conditions can be monitored through the SPI. Each function's parameter can be programmed via the SPI, making the device very flexible and allowing it to fit in a wide range of applications. Separate sink and source outputs provide high flexibility and bill of material reduction for external components.

Contents

1	Block diagram	8
2	Pin connection	9
3	Electrical data	11
3.1	Absolute maximum ratings	11
3.2	Thermal data	12
3.3	Recommended operating conditions	12
4	Electrical characteristics	13
4.1	AC operation	13
4.2	DC operation	14
5	Isolation	21
6	Logic supply management	22
6.1	Low voltage section voltage regulator	22
6.2	High voltage section voltage regulator	23
6.3	Power-up, power-down and “safe state”	23
6.4	Standby function	24
7	Functional description	25
7.1	Inputs and outputs	25
7.2	Deadtime and interlocking	26
7.3	Hardware RESET	29
7.4	Power supply UVLO and OVLO	29
7.5	Thermal warning and shutdown protection	30
7.6	Desaturation protection	30
7.7	V_{CE} active clamping protection	31
7.8	SENSE overcurrent protection	33

7.9	Miller clamp function	33
7.10	2-level turn-off function	33
7.10.1	Always	34
7.10.2	Fault	34
7.10.3	Never	35
7.11	Failure management	35
7.12	Asynchronous stop command	36
7.13	Watchdog	36
7.14	Security check functions	36
7.14.1	GON to gate path check	37
7.14.2	GOFF to gate path check	37
7.14.3	SENSE comparator check	39
7.14.4	SENSE resistor check	40
7.14.5	DESAT comparator check	41
7.15	Register corruption protection	42
8	SPI interface	43
	CRC protection	45
9	Programming manual	47
9.1	SPI commands	47
9.1.1	StartConfig and StopConfig commands	47
9.1.2	WriteReg command	48
9.1.3	ReadReg command	48
9.1.4	ResetStatus and GlobalReset commands	49
9.1.5	Sleep command	49
9.1.6	NOP command	49
9.2	Registers and flags description	50
9.2.1	CFG1 register (low voltage side)	50
9.2.2	CFG2 register (isolated side)	52
9.2.3	CFG3 register (isolated side)	53
9.2.4	CFG4 register (isolated side)	55
9.2.5	CFG5 register (isolated side)	56
9.2.6	STATUS1 register (low voltage side)	58
9.2.7	STATUS2 register (low voltage side)	59
9.2.8	STATUS3 register (low voltage side)	59

9.2.9	TEST1 register (isolated side)	60
9.2.10	DIAG1 and DIAG2 registers (low voltage side)	61
10	Typical application diagram	63
11	Package information	64
	SO24W package information	64
12	Ordering information	66
13	Revision history	66

List of tables

Table 1.	Pin description	9
Table 2.	Absolute maximum ratings	11
Table 3.	Thermal data.	12
Table 4.	Recommended operating conditions	12
Table 5.	AC operation electrical characteristics ($T_j = -40$ to 125 °C, $VDD = 5$ V; $VH = 15$ V, $VL = \text{GNDISO}$)	13
Table 6.	DC operation electrical characteristics ($T_j = -40$ to 125 °C, $VDD = 5$ V; $VH = 15$ V, $VL = \text{GNDISO}$)	14
Table 7.	Isolation and safety-related specifications	21
Table 8.	IEC 60747-5-2 isolation characteristics	21
Table 9.	Isolation voltage as per UL 1577	21
Table 10.	Inputs true table (device NOT in “safe state”)	25
Table 11.	CRC byte examples (from host to device)	45
Table 12.	CRC byte examples (from device to host)	46
Table 13.	SPI commands	47
Table 14.	StartConfig command synopsis	47
Table 15.	StopConfig command synopsis	47
Table 16.	WriteReg command synopsis	48
Table 17.	ReadReg command synopsis	48
Table 18.	ResetStatus command synopsis	49
Table 19.	GlobalReset command synopsis	49
Table 20.	Sleep command synopsis	49
Table 21.	NOP command synopsis	49
Table 22.	Registers map	50
Table 23.	CFG1 register	50
Table 24.	CRC enable	51
Table 25.	VDD supply voltage UVLO enable	51
Table 26.	SD pin FAULT management	51
Table 27.	IN-/DIAG2 pin functionality	51
Table 28.	Deadtime	51
Table 29.	Input deglitch time	52
Table 30.	CFG2 register	52
Table 31.	SENSE threshold	52
Table 32.	DESAT current	52
Table 33.	DESAT threshold	53
Table 34.	CFG3 register	53
Table 35.	2LTOth	54
Table 36.	2-level turn-off time value	55
Table 37.	CFG4 register	55
Table 38.	VH and VL supply voltages OVLO enable	55
Table 39.	UVLO protection management	56
Table 40.	VL negative supply voltage UVLO threshold	56
Table 41.	VH positive supply voltage UVLO threshold	56
Table 42.	CFG5 register	56
Table 43.	2LTO mode	57
Table 44.	SENSE comparator enabling	57
Table 45.	DESAT comparator enabling	57
Table 46.	Miller clamp feature enabling	57


Table 47.	STATUS1 register	58
Table 48.	STATUS1 register description	58
Table 49.	STATUS2 register	59
Table 50.	STATUS2 register description	59
Table 51.	STATUS3 register	59
Table 52.	STATUS3 register description	60
Table 53.	TEST1 register	60
Table 54.	Check mode	61
Table 55.	DIAG1 register	61
Table 56.	DIAG2 register	61
Table 57.	Relation between DIAG1/2 bits and failure conditions	62
Table 58.	SO24W package mechanical data	65
Table 59.	Device summary	66
Table 60.	Document revision history	66

List of figures

Figure 1.	Block diagram	8
Figure 2.	Pin connection (top view)	9
Figure 3.	Low voltage section 3.3 V voltage regulator	22
Figure 4.	High voltage section 3.3 V voltage regulator	23
Figure 5.	HW cross conduction prevention in half-bridge configuration with two single gate drivers	26
Figure 6.	Transitions causing the DT generation	27
Figure 7.	Synchronous control signal edges	28
Figure 8.	Control edges signal overlapped, example 1	28
Figure 9.	Control edges signal overlapped, example 2	28
Figure 10.	Control edges signal not overlapped and outside DT (direct control)	28
Figure 11.	DESAT protection timing diagram	31
Figure 12.	Example of V_{CE} active clamping protection connection	32
Figure 13.	VCECLAMP timing diagram	32
Figure 14.	Example of short turn-on pulses when 2LTO occurs at each cycle	34
Figure 15.	Example of short turn-off pulse when 2LTO occurs at each cycle	34
Figure 16.	Example of operation with 2LTO in “Fault” mode	35
Figure 17.	Gate paths check circuitry	38
Figure 18.	SENSE comparator and resistor check circuitry	39
Figure 19.	DESAT comparator check circuitry	41
Figure 20.	SPI timings	43
Figure 21.	SPI daisy chain connection example	44
Figure 22.	SPI daisy chain connection example when bootstrap technique is used for high-side drivers	44
Figure 23.	Block diagram of the CRC generator	45
Figure 24.	Typical application diagram in half-bridge configuration	63
Figure 25.	SO24W package outline	64
Figure 26.	SO24W suggested land pattern	65

1 Block diagram

Figure 1. Block diagram



2 Pin connection

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin no.	Pin name	Type	Function
7	VDD	Power supply	Internal 3.3 V regulator input supply pin
6	VREG	Power supply	Internal 3.3 V regulator output and supply pin
11	SD	Logic input	Shutdown input (active low)
9	IN+	Logic input	Gate command input
8	IN-/DIAG2	Logic input/open drain output	Gate command input /open drain diagnostic output
10	DIAG1	Open drain output	Open drain diagnostic output
1, 12	GND	Ground	Low voltage section ground
4	CS	Logic input	SPI chip select (active low)
5	CK	Logic input	SPI clock
3	SDI	Logic input	SPI serial data input
2	SDO	Logic output	SPI serial data output
19	VCECLAMP	Analog input	V_{CE} active clamping protection
18	DESAT	Analog input	Desaturation protection
15	VREGISO	Power supply	Internal regulator output pin for decoupling
17	VH	Power supply	Positive voltage supply
20	GON	Analog output	Gate source output
21	GOFF	Analog output	Gate sink output
22	CLAMP	Analog output	Miller clamp

Table 1. Pin description (continued)

Pin no.	Pin name	Type	Function
14, 23	VL	Power supply	Negative supply voltage or ground
13	GNDISO	Ground	High voltage section (isolated) ground
16	SENSE	Analog input	Sense input for overcurrent protection
24	ASC	Analog input	Asynchronous stop command

3 Electrical data

3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Min.	Max.	Unit
dV _{ISO} /dt	Common mode transient immunity	V _{CM} = 1500 V		50	V/ns
V _D	Integrated 3.3 V voltage regulator input voltage vs. GND		-0.30	6.50	V
V _R	Integrated 3.3 V voltage regulator output voltage vs. GND		-0.30	3.60	V
V _{RISO}	Isolated logic supply voltage vs. GNDISO		-0.30	3.60	V
V _L	Logic pins voltage vs. GND		-0.30	V _D + 0.30	V
V _H	Differential supply voltage (V _H vs. V _L)		-0.30	40	V
V _H	Positive supply voltage (V _H vs. GNDISO)		-0.30	40	V
V _L	Negative supply voltage (V _L vs. GNDISO)		-15	0.30	V
V _{OUT}	Voltage on gate driver outputs (GON, GOFF, CLAMP vs. V _L)		V _L - 0.30	V _H + 0.30	V
V _{DESAT}	Voltage on DESAT pin vs. GNDISO		-0.30	V _H + 0.30	V
V _{SENSE}	Voltage on SENSE pin vs. GNDISO		-2	(V _H + 0.30, 20) _{min}	V
V _{CCL}	Voltage on VCECLAMP pin vs. V _L		V _L - 0.30	V _H + 0.30	V
V _{ASC}	Voltage on ASC pin vs. GNDISO		-0.30	V _H + 0.30	V
I _{DIAG}	Open drain DC output current	V _{DIAG} < 0.8 V		20	mA
V _{DIAG}	Open drain output voltage		-0.30	6.50	V
T _J	Junction temperature		-40	150	°C
T _S	Storage temperature		-50	150	°C
T _A	Ambient temperature		-40	125	°C
P _{Din}	Power dissipation input chip	f _{sw} = 1 MHz		65	mW
P _{Dout}	Power dissipation output chip			(T _{J,max} - T _A)/R _{th(JA)} - P _{Din}	W
dH/dt	Magnetic field immunity			100	A/(m·s)
ESD	Human body model			2	kV

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{th(JA)}$	Thermal resistance junction to ambient ⁽¹⁾	65	°C/W

1. The STGAP1S mounted on the EVALSTGAP1S rev 2.0 board (two-layer FR4 PCB).

3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Pin	Parameter	Test condition	Min.	Max.	Unit
VH	17	Positive supply voltage (VH vs. GNDISO)		4.50 ⁽¹⁾	36	V
VL	14, 23	Negative supply voltage (VL vs. GNDISO)		GNDISO - 10	GNDISO ⁽²⁾	V
VHL		Differential supply voltage (VH vs. VL)			36	V
VDD	7	Integrated 3.3 V voltage regulator input voltage vs. GND		4.50	5.50	V
VREG	6	Internal logic supply voltage vs. GND	⁽³⁾	3	3.60	V
V _{LOGIC}	2, 3, 4, 5, 8, 9, 11	Logic pins voltage vs. GND			(VDD, 5) _{min}	V
ASC	24	ASC pin voltage		GNDISO	(VH, 15) _{min}	V
V _{DESATth}	18	Desaturation protection threshold	DESAT enabled		VH - 1.50	V
f _{SW}		Maximum switching frequency ⁽⁴⁾			1	MHz

1. When UVLO is enabled this value is VH_{on,max}.
2. When UVLO is enabled this value is VL_{on,min}.
3. When VDD is connected to the VREG pin (refer to [Section 6 on page 22](#)).
4. Actual limit depends on power dissipation constraints.

4 Electrical characteristics

4.1 AC operation

Table 5. AC operation electrical characteristics
 $(T_j = -40 \text{ to } 125 \text{ }^\circ\text{C}, VDD = 5 \text{ V}, VH = 15 \text{ V}, VL = \text{GNDISO})$

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
t_{deglitch}	8, 9, 11	Input deglitch time	INfilter = '11'	50	70	90	ns
			INfilter = '01'	140	210	280	ns
			INfilter = '10'	490	560	630	ns
t_{INmin}		Minimum propagated input pulse	INfilter = '00' and (2LTO_EN = '0' or 2LTOtime = 0x0)			20	ns
t_{Don}	8, 9, 11, 20	Input to output propagation delay ON	Deglitch filter and 2LTO disabled	90	100	130	ns
t_{Doff}	8, 9, 11, 21	Input to output propagation delay OFF	Deglitch filter and 2LTO disabled	90	100	130	ns
t_r	20	GON rise time	VL = 0 V; CL = 2 nF, 10% ÷ 90%			25	ns
t_f	21	GOFF rise time	VL = 0V CL = 2 nF, 90% ÷ 10%			25	ns
PWD	8, 9, 11, 20, 21	Pulse width distortion $ t_{\text{Don}} - t_{\text{Doff}} $	$t_{\text{IN}} > 100 \text{ ns}$ Deglitch filter and 2LTO disabled		4	10	ns
DT	8, 9, 20, 21	Deadtime	DTset = '01'	205	250	295	ns
			DTset = '10'	650	800	945	
			DTset = '11'	985	1200	1415	
t_{release}	11	Minimum flag release time	SD = '0', SD_FLAG = '1'			105	μs

4.2 DC operation

Table 6. DC operation electrical characteristics
 $(T_j = -40 \text{ to } 125 \text{ }^\circ\text{C}, VDD = 5 \text{ V}; VH = 15 \text{ V}, VL = GNDISO)$

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
Logic inputs/output							
V_{ol}	2	SDO logic "0" output voltage	$I = 4 \text{ mA}$			0.15	V
V_{oh}		SDO logic "1" output voltage	$I = 4 \text{ mA}$	4.85			V
I_{INh}	8, 9	INx logic "1" input bias current	$V_{IN} = 5 \text{ V}$ (pin 8 used as IN-)	55	85	145	μA
I_{INI}		INx logic "0" input bias current	$V_{IN} = 0 \text{ V}$ (pin 8 used as IN-)			0.10	μA
I_{SDh}	11	SD logic "1" input bias current	$V_{SD} = 5 \text{ V}$	55	85	145	μA
I_{SDl}		SD logic "0" input bias current	$V_{SD} = 0 \text{ V}$			0.10	μA
R_{in_pd}	8, 9, 11	Input pull-down resistors	$V_{IN} = 5 \text{ V}$ (pin 8 used as IN-)	35	60	85	$\text{k}\Omega$
R_{in_pu}	4	CS input pull-up resistor	CS = GND	35	55	80	$\text{k}\Omega$
V_{il}	3, 4, 5,	Low logic level voltage		$0.29 \cdot VDD$	$0.33 \cdot VDD$	$0.37 \cdot VDD$	V
V_{ih}	8, 9, 11	High logic level voltage		$0.62 \cdot VDD$	$0.66 \cdot VDD$	$0.79 \cdot VDD$	V
Driver buffer section							
I_{GON}	20	Source short-circuit current	$V_{IN} < V_{ih}$, $T_{pulse} < 5 \mu\text{s}$, DC = 1% $T_j = 25 \text{ }^\circ\text{C}$ $T_j = -40 \div +125 \text{ }^\circ\text{C}$	2.50	5	7	A
I_{GOFF}	21	Sink short-circuit current	$V_{IN} < V_{ih}$, $T_{pulse} < 5 \mu\text{s}$, DC = 1% $T_j = 25 \text{ }^\circ\text{C}$ $T_j = -40 \div +125 \text{ }^\circ\text{C}$	2.50	5	6	A
V_{GOFFL}	21	GOFF output low level voltage	$I_{GOFF} = 0.1 \text{ A}$ $I_{GOFF} = 1 \text{ A}$	$VL + 0.03$ $VL + 0.50$	$VL + 0.09$ $VL + 1$	$VL + 0.15$ $VL + 1.80$	V
V_{GONH}	20	GON output high level voltage	$I_{GON} = 0.1 \text{ A}$ $I_{GON} = 1 \text{ A}$	$VH - 0.18$ $VH - 2.10$	$VH - 0.10$ $VH - 1.30$	$VH - 0.05$ $VH - 0.50$	V
SafeClp	20, 21, 22	GOFF active clamp	$I_{GOFF} = 0.2 \text{ A}$; VH floating; GON = GOFF = CLAMP			3	V

Table 6. DC operation electrical characteristics
 $(T_j = -40 \text{ to } 125 \text{ }^\circ\text{C}, VDD = 5 \text{ V}; VH = 15 \text{ V}, VL = GNDISO)$ (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit	
Supply voltage								
I _{REG}	6	VREG short-circuit current (see <i>Section 7.3 on page 29</i>)	0.1 V < VREG < 3.0 V		60	120	mA	
			VREG < 0.1 V		15	35		
VDD _{on}	7	VDD UVLO turn-on threshold		3.95	4.10	4.30	V	
VDD _{off}		VDD UVLO turn-off threshold		3.65	3.80	4	V	
VDD _{hys}		VDD UVLO hysteresis		0.15			V	
OVVDD _{on}		VDD OVLO turn-on threshold		5.30	5.50	5.90	V	
OVVDD _{off}		VDD OVLO turn-off threshold		5.40	5.70	6.10	V	
OVVDD _{hys}		VDD OVLO hysteresis		100	200	300	mV	
I _{QDD}	7	VDD quiescent supply current	VDD = 5 V; SD = 5 V; INx = GND; f = 0 Hz	5.20	6.50	7.50	mA	
			VDD = 5 V; SD = 5 V; f _{SW} = f _{SW,max}	7.50	8.50	9.50	mA	
VH _{on}	17	VH UVLO turn-on threshold	VHONth = '01'	9.40	10	10.50	V	
			VHONth = '10'	11.30	12	12.60		
			VHONth = '11'	13.15	14	14.70		
VH _{off}	17	VH UVLO turn-off threshold	VHONth = '01'	8.50	9	9.45	V	
			VHONth = '10'	10.35	11	11.55		
			VHONth = '11'	12.25	13	13.65		
VH _{hyst}	14, 23	VH UVLO hysteresis		0.70	1	1.30	V	
VL _{on}		VL UVLO turn-on threshold	VLONth = '01'	-3.15	-3	-2.80	V	
			VLONth = '10'	-5.25	-5	-4.70		
			VLONth = '11'	-7.35	-7	-6.55		
VL _{off}		VL UVLO turn-off threshold	VLONth = '01'	-2.15	-2	-1.90	V	
			VLONth = '10'	-4.25	-4	-3.80		
			VLONth = '11'	-6.35	-6	-5.70		
VL _{hys}		VL UVLO hysteresis		0.70	1	1.20	V	

**Table 6. DC operation electrical characteristics
($T_j = -40$ to 125°C , $\text{VDD} = 5 \text{ V}$; $\text{VH} = 15 \text{ V}$, $\text{VL} = \text{GNDISO}$) (continued)**

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
OV_{VHoff}	17	VH OVLO turn-off threshold	$\text{OVLO_EN} = '1'$	17.80	19	20	V
OV_{VHon}		VH OVLO turn-on threshold	$\text{OVLO_EN} = '1'$	16.90	18	18.90	V
OV_{VHhys}		VH OVLO hysteresis	$\text{OVLO_EN} = '1'$	0.60	1	1.30	V
$\text{OV}_{\text{VLooff}}$	14, 23	VL OVLO turn-off threshold	$\text{OVLO_EN} = '1'$	-10.50	-10	-9.40	V
OV_{VLon}		VL OVLO turn-on threshold	$\text{OVLO_EN} = '1'$	-9.45	-9	-8.55	V
$\text{OV}_{\text{VLhyst}}$		VL OVLO hysteresis	$\text{OVLO_EN} = '1'$	0.70	1	1.30	V
I_{QH}	17	VH quiescent supply current	SD = 5 V; $\text{IN}+ = 5 \text{ V}$; $\text{IN}- = \text{GND}$	5	6.70	7.50	mA
			SD = 5 V; $f_{\text{SW}} = f_{\text{SW,max}}$; No load	10	14	19	mA
I_{QL}	14, 23	VL quiescent supply current	VL = -5 V; SD = 5 V; $\text{IN}+ = \text{IN}- = \text{GND}$	300	420	550	μA

Desaturation protection

V_{DESATth}	18	Desaturation threshold	DESATth = '000';	2.60	3	3.10	V		
			DESATth = '001'	3.60	4	4.20			
			DESATth = '010'	4.60	5	5.30			
			DESATth = '011'	5.50	6	6.30			
			DESATth = '100'	6.50	7	7.40			
			DESATth = '101'	7.40	8	8.40			
			DESATth = '110'	8.30	9	9.40			
			DESATth = '111'	9.30	10	10.50			
$t_{\text{DESfilter}}$	18	DESAT pin deglitch filter	DESATth = '100' ⁽¹⁾	10	20	30	ns		
I_{DESAT}			DESATcur = '00'; $V_{\text{DESAT}} = 0 \text{ V}$	220	250	265	μA		
			DESATcur = '01'; $V_{\text{DESAT}} = 0 \text{ V}$	440	500	525			
			DESATcur = '10'; $V_{\text{DESAT}} = 0 \text{ V}$	660	750	800			
			DESATcur = '11'; $V_{\text{DESAT}} = 0 \text{ V}$	885	1000	1050			
I_{DESoft}	18	DESAT blanking discharge current	$V_{\text{DESAT}} = 8 \text{ V}$	50	70	90	mA		

Table 6. DC operation electrical characteristics
 $(T_j = -40 \text{ to } 125 \text{ }^\circ\text{C}, VDD = 5 \text{ V; VH} = 15 \text{ V, VL} = \text{GNDISO})$ (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
t_{BLK}	18	DESAT protection fixed blanking time		160	250	340	ns
t_{DESAT}		$V_{DESAT} = V_{DESATH}$ to GOFF 90%; $C_{LOAD} = 10 \text{ nF}$ 2LTO disabled		80	150	220	ns
SENSE overcurrent function							
$V_{SENSEEth}$	16	SENSE protection threshold	$SENSEEth = '000'$	88	100	112	mV
			$SENSEEth = '001'$	110	125	140	
			$SENSEEth = '010'$	135	150	165	
			$SENSEEth = '011'$	158	175	192	
			$SENSEEth = '100'$	185	200	215	
			$SENSEEth = '101'$	235	250	268	
			$SENSEEth = '110'$	285	300	315	
			$SENSEEth = '111'$	380	400	420	
t_{SENSE}		SENSE protection intervention time	$SENSEEth = '111'$ $0 \rightarrow 1 \text{ V step on } V_{SENSE}$ to GOFF 90%; $C_{LOAD} = 10 \text{ nF}$ 2LTO disabled		95	120	ns
2-level turn-off function							
V_{2LTOth}	21	2LTO threshold	$2LTOth = '0000'$	6.65	7.00	7.35	V
			$2LTOth = '0001'$	7.12	7.50	7.88	
			$2LTOth = '0010'$	7.60	8.00	8.40	
			$2LTOth = '0011'$	8.07	8.50	8.93	
			$2LTOth = '0100'$	8.55	9.00	9.45	
			$2LTOth = '0101'$	9.02	9.50	9.98	
			$2LTOth = '0110'$	9.50	10.00	10.50	
			$2LTOth = '0111'$	9.97	10.50	11.03	
			$2LTOth = '1000'$	10.45	11.00	11.55	
			$2LTOth = '1001'$	10.92	11.50	12.08	
			$2LTOth = '1010'$	11.40	12.00	12.60	
			$2LTOth = '1011'$	11.87	12.50	13.13	
			$2LTOth = '1100'$	12.35	13.00	13.65	
			$2LTOth = '1101'$	12.82	13.50	14.18	
			$2LTOth = '1110'$	13.30	14.00	14.70	
			$2LTOth = '1111'$	13.77	14.50	15.23	

Table 6. DC operation electrical characteristics
 $(T_j = -40 \text{ to } 125 \text{ }^\circ\text{C}, VDD = 5 \text{ V; VH} = 15 \text{ V, VL} = \text{GNDISO})$ (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{2LTOtime}$	21	2LTO time	2LTOtime = '0001'	0.64	0.75	0.89	μs
			2LTOtime = '0010'	0.89	1.00	1.15	
			2LTOtime = '0011'	1.36	1.50	1.65	
			2LTOtime = '0100'	1.83	2.00	2.18	
			2LTOtime = '0101'	2.30	2.50	2.70	
			2LTOtime = '0110'	2.77	3.00	3.23	
			2LTOtime = '0111'	3.25	3.50	3.75	
			2LTOtime = '1000'	3.47	3.75	4.03	
			2LTOtime = '1001'	3.71	4.00	4.29	
			2LTOtime = '1010'	3.94	4.25	4.56	
			2LTOtime = '1011'	4.18	4.50	4.82	
			2LTOtime = '1100'	4.42	4.75	5.08	
			2LTOtime = '1101'	4.66	5.00	5.34	
			2LTOtime = '1110'	4.90	5.25	5.63	
			2LTOtime = '1111'	5.12	5.50	5.95	
Diagnostic outputs							
$t_{DIAG1,2}$	8, 10	Fault event to DIAGx Low delay	Fault event to DIAGx 90%		5		μs
I_{DIAG1}		DIAG1 low level sink current	$V_{DIAG1} = 0.4 \text{ V}$	10	18	30	mA
I_{DIAG2}		DIAG2 low level sink current	$V_{DIAG2} = 0.4 \text{ V}$	10	18	30	mA
$R_{DIAG1,2}$		DIAGx pull-down resistor		300	550	800	$\text{k}\Omega$
Clamp Miller function							
$V_{CLAMPth}$	22	CLAMP voltage threshold	CLAMP vs. GNDISO	1.70	2	2.30	V
I_{CLAMP}		Clamp short-circuit current	$V_{IN} < V_{ih}$, $T_{pulse} < 5 \mu\text{s}$, DC = 1% $T_j = 25 \text{ }^\circ\text{C}$ $T_j = -40 \div +125 \text{ }^\circ\text{C}$	2.50	5	6	A
V_{CLAMP_L}		Clamp low level output voltage	$I_{CLAMP} = 1 \text{ A}$	$VL + 0.50$	$VL + 1$	$VL + 1.80$	V
V_{CE} active clamping protection							
$V_{VCECLth}$	19	V_{CE} clamping threshold		$VL + 1.20$	$VL + 1.60$	$VL + 2$	V
$V_{VCECLhyst}$		V_{CE} clamping threshold hysteresis		0.30	0.50	0.60	V

Table 6. DC operation electrical characteristics
 $(T_j = -40 \text{ to } 125 \text{ }^\circ\text{C}, VDD = 5 \text{ V; VH} = 15 \text{ V, VL} = \text{GNDISO})$ (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{VCECOff}$	19	V_{CE} clamping time-out		2	2.30	2.60	μs
t_{VCECL}		V_{CE} clamping intervention time ⁽¹⁾			20		ns
ASC function							
V_{ASCI}	24	Low logic level voltage		0.80	1.10	1.40	V
V_{ASCh}		High logic level voltage		1.80	2.20	2.40	V
I_{ASCh}		ASC logic "1" input bias current	$V_{ASC} = 5 \text{ V}$	55	100	145	μA
I_{ASCI}		ASC logic "0" input bias current	$V_{ASC} = 0 \text{ V}$			0.10	μA
R_{ASC}		ASC pull-down resistors	$V_{ASC} = 5 \text{ V}$	35	50	70	$\text{k}\Omega$
t_{ASC}		ASC intervention time	$V_{ASC} = 5 \text{ V}$	100		250	ns
Functionality checks							
t_{Gchk}	20, 21	Gate path check time (GON/GOFF) ⁽²⁾				30	μs
V_{Gchk}	20	Gate path check voltage (GON)		0.7 x VH	0.76 x VH	0.84 x VH	V
t_{Rchk}	16	SENSE resistor check time				15	μs
$I_{GOFFchk}$	21	GOFF path check current		-420	-350	-280	μA
$I_{SENSEchk}$	16	SENSE resistor check current	$V_{SENSE} < 1 \text{ V}$	8	10	12	μA
$t_{SENSEchk}$		SENSE comparator check time				15	μs
$t_{DESATchk}$	18	DESAT comparator check time				15	μs
Overtemperature protection							
T_{WN}		Warning temperature ⁽¹⁾		125			$^\circ\text{C}$
T_{SD}		Shutdown temperature ⁽¹⁾		155			$^\circ\text{C}$
T_{hys}		Temperature hysteresis ⁽¹⁾			20		$^\circ\text{C}$
Standby							
I_{STBY_VDD}	7	VDD standby current	$VDD = 5 \text{ V}$	0.40	0.80	1	mA
t_{sleep}		Standby time	SD = '0', measured from CS rise	500	700	900	ns
t_{awake}		Logic wake-up time ⁽¹⁾	SD = '1'	5			μs

Table 6. DC operation electrical characteristics
 $(T_j = -40 \text{ to } 125 \text{ }^\circ\text{C}, VDD = 5 \text{ V; VH} = 15 \text{ V, VL} = \text{GNDISO})$ (continued)

Symbol	Pin	Parameter	Test condition	Min.	Typ.	Max.	Unit	
SPI⁽¹⁾								
t_{CKmax}	5	Maximum SPI clock frequency		5			MHz	
t_{rCK} t_{fCK}		SPI clock rise and fall time	$CL = 30 \text{ pF}$			25	ns	
t_{hCK} t_{lCK}		SPI clock high and low time		75			ns	
t_{setCS}	4	CS setup time		350			ns	
t_{holCS}		CS hold time		10			ns	
t_{desCS}		CS deselect time ⁽³⁾	Local register read	800			ns	
			Remote register read	30			μs	
			Start configuration	22				
			Stop configuration	5				
			Reset status register	50				
			Reset remote register	25				
			Any other command	700			ns	
t_{setSDI}	3	SDI setup time		25			ns	
t_{holSDI}		SDI hold time		20			ns	
t_{enSDO}	2	SDO enable time				38	ns	
t_{disSDO}		SDO disable time				47	ns	
t_{vSDO}		SDO valid time				57	ns	
t_{holSDO}		SDO hold time		37			ns	
t_{SDLCSL}	4,11	SD falling to CS falling		350			ns	
t_{CSHSDH}	4,11	CS rising to SD rising		350			ns	

1. Characterization data, not tested in production.
2. The actual waiting time depends on the gate charge size.
3. See [Table 22 on page 50](#) and [Section 9.1.3 on page 48](#).

5 Isolation

Table 7. Isolation and safety-related specifications

Parameter	Symbol	Value	Unit	Conditions
Clearance (minimum external air gap)	CLR	8	mm	Measured from input terminals to output terminals, shortest distance through air
Creepage (minimum external tracking)	CPG	8	mm	Measured from input terminals to output terminals, shortest distance path along body
Comparative tracking index (tracking resistance)	CTI	≥ 400		DIN IEC 112/VDE 0303 Part 1
Isolation group		II		Material group (DIN VDE 0110, 1/89, Table 1)

Table 8. IEC 60747-5-2 isolation characteristics

Parameter	Symbol	Test conditions	Characteristic	Unit
Installation classification (EN 60664-1, Table 1 - see ⁽¹⁾)			I - IV I - III I - II	
For rated mains voltage $\leq 150 \text{ V}_{\text{rms}}$				
For rated mains voltage $\leq 300 \text{ V}_{\text{rms}}$				
For rated mains voltage $\leq 600 \text{ V}_{\text{rms}}$				
Pollution degree (EN 60664-1)			2	
Maximum working isolation voltage	V_{IORM}		1500	V_{PEAK}
Input to output test voltage as per IEC 60747-5-2	V_{PR}	Method a, type test $V_{\text{PR}} = V_{\text{IORM}} \times 1.6$, $t_m = 10 \text{ s}$ Partial discharge $< 5 \text{ pC}$	2400	V_{PEAK}
		Method b, 100 % production test $V_{\text{PR}} = V_{\text{IORM}} \times 1.875$, $t_m = 1 \text{ s}$ Partial discharge $< 5 \text{ pC}$	2815	V_{PEAK}
Transient overvoltage as per IEC 60747-5-2 (highest allowable overvoltage)	V_{IOTM}	$t_{\text{ini}} = 60 \text{ s}$ type test	4000	V_{PEAK}
Maximum surge isolation voltage	V_{IOSM}	Type test	4000	V_{PEAK}
Isolation resistance	R_{IO}	$V_{\text{IO}} = 500 \text{ V}$ at T_S	$>10^9$	Ω

1. For three-phase systems the values in the table refer to the line-to-neutral voltage.

Table 9. Isolation voltage as per UL 1577


Description	Symbol	Characteristic	Unit
Isolation withstand voltage, 1 min. (type test)	V_{ISO}	2500\3536	$V_{\text{rms}}\backslash V_{\text{PEAK}}$
Isolation withstand test, 1 sec. (100% production)	V_{ISOTest}	3000\4245	$V_{\text{rms}}\backslash V_{\text{PEAK}}$

6 Logic supply management

6.1 Low voltage section voltage regulator

The device integrates in the low voltage section a linear voltage regulator that can be used to obtain the 3.3 V logic core supply voltage from an external 5 V supply voltage. If an external 3.3 V supply voltage is available the VDD and VREG have to be shorted as shown in [Figure 3](#). The logic IOs are referred to the VDD voltage (see [Table 6 on page 14](#) for details).

Figure 3. Low voltage section 3.3 V voltage regulator



Undervoltage protection is available on the VDD supply pin (disabled by default).

When the VDD voltage goes below the $V_{DD_{off}}$ threshold the device and its outputs goes in “safe state” (see [Section 6.3](#)) and the UVLOD status flag is forced low. Once the protection is triggered, the UVLOD flag is latched and the device remains in “safe state” until the UVLOD flag is not released. See [Section 7.11 on page 35](#) for indication on how the failure flags can be released.

This protection can be enabled writing the UVLOD_EN bit of the CFG1 register (disabled by default).


Oversupply protection is available on the VDD supply pin.

When the VDD voltage goes over the $OV_{VDD_{off}}$ threshold the device and its outputs goes in “safe state” and the OVLOD status flag is forced low. The device remains in “safe state” and the OVLOD flag is latched, see [Section 7.11](#) for indication on how the failure flags can be released.

6.2 High voltage section voltage regulator

The device integrates in the high voltage section a linear voltage regulator that generates the 3.3 V logic core supply voltage from an external supply voltage connected to the VH pin.

Figure 4. High voltage section 3.3 V voltage regulator



If the voltage at the VREGISO pin goes below the minimum operating threshold which causes the logic reset, the REG_ERR bit in the STATUS1 register is set high.

6.3 Power-up, power-down and “safe state”

The following conditions define the device's “safe state”:

- GOFF = ON state
- GON = high impedance
- CLAMP = ON state (if CLAMP < 'GNDISO + V_{CLAMPth}')
- DESAT = GNDISO (internal switch on and current generator off)

Such conditions are guaranteed at power-up of the isolated side (also for $VH < VH_{on}$ and $VL > VL_{on}$) and during the whole device power-down phase (also for $VH < VH_{off}$ and $VL > VL_{off}$), whatever the value of the input pins.

The device integrates a structure which clamps the driver output to a voltage smaller than SafeClp when the VH voltage is not high enough to actively turn the Goff N-channel MOSFET on.

If the VH positive supply pin is floating the GOFF pin is clamped to a voltage smaller than SafeClp.

After power-up of the isolated side the REGERRR status flag is latched and the device is forced in “safe state”. See [Section 7.11 on page 35](#) for indication on how the failure flags can be released.

After power-up of the low voltage side the REGERRL and UVLOD status flags are latched and the device is forced in “safe state”. See [Section 7.11](#) for indication on how the failure flags can be released.

The UVLOH flag is also forced high at the power-up of the low voltage side, but its value is set to zero as soon as the isolated side power-up is completed.

6.4 Standby function

The device can be put in standby mode to reduce the power consumption on VDD via the SPI command “Sleep” (refer to [Section 9.1.5 on page 49](#)).

The proper sequence is:

1. Pull-down the SD pin: the driver section will be put in “safe state”
2. Send a Sleep command
3. After a t_{sleep} time the device can be considered actually in the sleep mode.

To exit from the sleep mode it is necessary to set SD high for at least t_{awake} while keeping IN+ low.

After a t_{awake} time the device can accept new commands and the REGERRR bit is set to indicate that the device needs to be reprogrammed.

If the SD pin is raised while t_{sleep} is still not expired, the device returns to the operation mode within a t_{awake} time.

7 Functional description

7.1 Inputs and outputs

The device is controlled through following logic inputs:

- SD: active low shutdown input
- IN+: driver input
- CS: active low chip select (SPI)
- SDI: serial data input (SPI)
- CK: serial clock (SPI)

And following logic outputs:

- SDO: serial logic output (SPI)
- DIAG1: diagnostic signal (open drain)

And following IO pin:

- IN-/DIAG2: driver input or diagnostic open drain output.

Logic input thresholds and output ranges vary according to VDD voltage. In particular, the device is designed to work with VDD supply voltages of 5 V or 3.3 V.

The operation of the driver IOs can be programmed through DIAG_EN bits as described in [Table 10](#).

Table 10. Inputs true table (device NOT in “safe state”)

Bit in CFG1 register	Input pins				Output pins	
	DIAG_EN	SD	IN+	IN-	GON	GOFF
X	0	X	X	X	OFF	ON
0	1	0	0	0	OFF	ON
0	1	0	0	1	OFF	ON
0	1	1	1	0	ON	OFF
0	1	1	1	1	OFF	ON
1	1	0	X ⁽¹⁾	X ⁽¹⁾	OFF	ON
1	1	1	1	X ⁽¹⁾	ON	OFF

1. The IN-/DIAG2 pin is used as the open drain output for diagnostic signaling (refer to [Section 7.11 on page 35](#)).

A deglitch filter is applied to device inputs (SD, IN+, IN-). Each input pulse, positive and negative, shorter than the programmed $t_{deglitch}$ value is neglected by internal logic.

Deglitch time can be programmed as listed in [Table 29 on page 52](#).

When the deglitch filter is disabled (INfilter = '00') and the 2-level turn-off function is disabled (2LTOtime = 0x0) or enabled only after a fault event (2LTO_EN = '0'), a minimum input pulse t_{INmin} is required to change the device output status. The minimum input pulse timing filters out both positive and negative pulses at IN+, IN- and SD pins.