# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## STGIB10CH60TS-L

SLLIMM<sup>™</sup>- 2<sup>nd</sup> series IPM, 3-phase inverter, 15 A, 600 V short-circuit rugged IGBT

**Applications** 

Description

STMicroelectronics.

sewing machine

3-phase inverters for motor drives Home appliances such as washing

This second series of SLLIMM (small low-loss


stop (TFS) IGBT, making it ideal for 3-phase inverter systems such as home appliances and

air conditioners. SLLIMM<sup>™</sup> is a trademark of

intelligent molded module) provides a compact, high performance AC motor drive in a simple, rugged design. It combines new ST proprietary control ICs (one LS and one HS driver) with an improved short-circuit rugged trench gate field-

machines, refrigerators, air conditioners and

Datasheet - production data



### Features

- IPM 15 A, 600 V 3-phase IGBT inverter bridge including 2 control ICs for gate driving and freewheeling diodes
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Internal bootstrap diode
- Undervoltage lockout of gate drivers
- Smart shutdown function
- Short-circuit protection
- Shutdown input/fault output
- Separate open emitter outputs
- Built-in temperature sensor
- Comparator for fault protection
- Short-circuit rugged TFS IGBTs
- Very fast, soft recovery diodes
- 85 kΩ NTC UL 1434 CA 4 recognized
- Fully isolated package
- Isolation rating of 1500 Vrms/min

#### Table 1: Device summary

Order code Marking		Package	Packing
STGIB10CH60TS-L	GIB10CH60TS-L	SDIP2B-26L type L	Tube

October 2016

DocID026353 Rev 6

This is information on a product in full production.


### Contents

Con	tents		
1	Internal	schematic diagram and pin configuration	3
2	Absolute	e maximum ratings	5
	2.1	Thermal data	5
3	Electrica	al characteristics	6
	3.1	Inverter part	6
	3.2	Control / protection part	8
4	Fault ma	inagement	10
	4.1	TSO output	11
	4.2	Smart shutdown function	11
5	Applicat	ion circuit example	14
	5.1	Guidelines	15
6	NTC the	rmistor	17
7	Electrica	al characteristics (curves)	19
8	Package	information	21
	8.1	SDIP2B-26L type L package information	21
9	Revisior	history	23





## 1 Internal schematic diagram and pin configuration Figure 1: Internal schematic diagram and pin configuration



57

### Internal schematic diagram and pin configuration

### STGIB10CH60TS-L

	Table 2: Pin description					
Pin	Symbol	Description				
1	NC	-				
2	VBOOTu	Bootstrap voltage for U phase				
3	VBOOTv	Bootstrap voltage for V phase				
4	VBOOTw	Bootstrap voltage for W phase				
5	HINu	High-side logic input for U phase				
6	HINv	High-side logic input for V phase				
7	HINw	High-side logic input for W phase				
8	VCCH	High-side low voltage power supply				
9	GND	Ground				
10	LINu	Low-side logic input for U phase				
11	LINv	Low-side logic input for V phase				
12	LINw	Low-side logic input for W phase				
13	VCCL	Low-side low voltage power supply				
14	SD /OD	Shutdown logic input (active low) / open-drain (comparator output)				
15	CIN	Comparator input				
16	GND	Ground				
17	TSO	Temperature sensor output				
18	NW	Negative DC input for W phase				
19	NV	Negative DC input for V phase				
20	NU	Negative DC input for U phase				
21	W	W phase output				
22	V	V phase output				
23	U	U phase output				
24	Р	Positive DC input				
25	T2	NTC thermistor terminal 2				
26	T1	NTC thermistor terminal 1				



### 2 Absolute maximum ratings

 $T_J = 25 \ ^{\circ}C$  unless otherwise noted.

Table 3: Inverter part						
Symbol	Parameter	Value	Unit			
V <sub>PN</sub>	Supply voltage between P -Nu, -Nv, -Nw	450	V			
VPN(surge)	Supply voltage surge between P -N $_{\rm U}$ , -N $_{\rm V}$ , -Nw	500	V			
V <sub>CES</sub>	Collector-emitter voltage each IGBT	600	V			
	Continuous collector current each IGBT (T <sub>c</sub> = 25 °C)	15	•			
± lc	Continuous collector current each IGBT (Tc = 80 °C)	10	A			
± I <sub>CP</sub>	Peak collector current each IGBT (less than 1ms)	30	А			
Ρτοτ	Total dissipation at $T_{C}=25^{\circ}C$ each IGBT	66	W			
t <sub>scw</sub>	Short circuit withstand time, $V_{CE} = 300 \text{ V}$ , T <sub>J</sub> = 125 °C, $V_{CC} = V_{boot} = 15 \text{ V}$ , $V_{IN} = 0$ to 5 V	5	μs			

#### Table 4: Control part

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply voltage between $V_{CCH}$ -GND, $V_{CCL}$ -GND	- 0.3	20	V
VBOOT	Bootstrap voltage	- 0.3	619	V
Vout	Output voltage between U, V, W and GND	V <sub>ВООТ</sub> - 21	V <sub>BOOT</sub> + 0.3	V
VCIN	Comparator input voltage	- 0.3	20	V
VIN	Logic input voltage applied between HINx, LINx and GND	- 0.3	15	V
$V_{\overline{SD}/OD}$	Open drain voltage	-0.3	7	V
I <sub>SD/OD</sub>	Open drain sink current		10	mA
V <sub>TSO</sub>	Temperature sensor output voltage	-0.3	5.5	V
ITSO	Temperature sensor output current		7	mA

#### Table 5: Total system

Symbol	Parameter	Value	Unit
V <sub>ISO</sub>	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, $t = 60 \text{ s.}$ )	1500	V
Tj	Power chips operating junction temperature range	-40 to 175	°C
Tc	Module operation case temperature range	-40 to 125	°C

### 2.1 Thermal data

#### Table 6: Thermal data

Symbol	Parameter	Value	Unit
6	Thermal resistance junction-case single IGBT	2.26	°C/W
R <sub>th(j-c)</sub>	Thermal resistance junction-case single diode	2.8	-C/W



### 3 Electrical characteristics

 $T_J = 25 \ ^{\circ}C$  unless otherwise noted.

### 3.1 Inverter part

Table 7: Static							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
ICES	Collector-cut off current		-		100	μΑ	
V <sub>CE(sat)</sub> Collector-emitter saturation voltage	Collector-emitter saturation	$V_{CC} = V_{boot} = 15 V,$ $V_{IN}^{(1)} = 0 \text{ to } 5 V, I_C = 10 \text{ A}$	-	1.5	1.95		
	$V_{CC} = V_{boot} = 15 V,$ $V_{IN} = 0 \text{ to } 5 V, I_C = 15 A$	-	1.65		V		
	Diode forward voltage	$V_{IN} = 0, I_C = 10 A$	-	1.42	2.0	V	
VF		$V_{IN} = 0, I_{C} = 15 A$	-	1.54		۷	

#### Notes:

<sup>(1)</sup>Applied between HINx, LINx and GND for x = U, V, W.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ton <sup>(1)</sup>	Turn-on time	_	-	287	-	
t <sub>c(on)</sub> <sup>(1)</sup>	Cross-over time on		-	146	-	
t <sub>off</sub> <sup>(1)</sup>	Turn-off time		-	370	-	ns
tc(off) <sup>(1)</sup>	Cross-over time off	$V_{DD} = 300 V,$	-	105	-	
trr	Reverse recovery time	$V_{CC} = V_{boot} = 15 V,$ $V_{IN}^{(2)} = 0 \text{ to } 5 V, I_{C} = 10 \text{ A}$	-	270	-	
Eon	Turn-on switching energy		-	281	-	
E <sub>off</sub>	Turn-off switching energy		-	121	-	μJ
Err	Reverse recovery energy		-	23	-	
ton <sup>(1)</sup>	Turn-on time		-	315	-	
t <sub>c(on)</sub> (1)	Cross-over time on		-	175	-	
toff <sup>(1)</sup>	Turn-off time		-	346	-	ns
tc(off) <sup>(1)</sup>	Cross-over time off	$V_{DD} = 300 V,$	-	89	-	
trr	Reverse recovery time	$V_{CC} = V_{boot} = 15 V,$ $V_{IN}^{(2)} = 0 \text{ to } 5 V, I_C = 15 A$	-	280	-	
Eon	Turn-on switching energy		-	459	-	
Eoff	Turn-off switching energy		-	175	-	μJ
Err	Reverse recovery energy		-	34	-	

#### Table 8: Inductive load switching time and energy

#### Notes:

 $^{(1)}\text{t}_{on}$  and  $t_{off}$  include the propagation delay time of the internal drive.  $t_{C(on)}$  and  $t_{C(off)}$  are the switching time of the IGBT itself under the internally given gate driving condition.

 $^{(2)}\mbox{Applied}$  between HINx, LINx and GND for x = U, V, W.







Figure 2: Switching time test circuit







### 3.2 Control / protection part

	I able s	9: High and low side drivers		-		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vil	Low logic level voltage				0.8	V
V <sub>ih</sub>	High logic level voltage		2			V
l <sub>INh</sub>	IN logic "1" input bias current	IN <sub>x</sub> =15 V	80	150	200	μA
lini	IN logic "0" input bias current	IN <sub>x</sub> =0 V			1	μA
High side						
$V_{\text{CC\_hys}}$	V <sub>CC</sub> UV hysteresis		1.2	1.4	1.7	V
$V_{CC\_th(on)}$	V <sub>CCH</sub> UV turn-on threshold		11	11.5	12	V
$V_{CC\_th(off)}$	Vcc UV turn-off threshold		9.6	10.1	10.6	V
$V_{BS\_hys}$	V <sub>BS</sub> UV hysteresis		0.5	1	1.6	V
$V_{\text{BS\_th(on)}}$	V <sub>BS</sub> UV turn-on threshold		10.1	11	11.9	V
$V_{\text{BS}\_\text{th(off)}}$	V <sub>BS</sub> UV turn-off threshold		9.1	10	10.9	V
I <sub>QBSU</sub>	Undervoltage V <sub>BS</sub> quiescent current	$V_{BS} = 9 V, HINx^{(1)} = 5 V$		55	75	μA
I <sub>QBS</sub>	V <sub>BS</sub> quiescent current	Vcc = 15 V, HINx <sup>(1)</sup> = 5 V		125	170	μA
I <sub>qccu</sub>	Undervoltage quiescent supply current	$V_{CC} = 9 V$ , HINx <sup>(1)</sup> = 0 V		190	250	μA
I <sub>qcc</sub>	Quiescent current	$V_{CC} = 15 \text{ V}, \text{HINx}^{(1)} = 0 \text{ V}$		560	730	μA
R <sub>DS(on)</sub>	BS driver ON resistance			150		Ω
Low side						
V <sub>CC_hys</sub>	Vcc UV hysteresis		1.1	1.4	1.6	V
$V_{\text{CCL\_th(on)}}$	VCCL UV turn-on threshold		10.4	11.6	12.4	v
$V_{\text{CCL}\_\text{th(off)}}$	VCCL UV turn-off threshold		9.0	10.3	11	V
I <sub>qccu</sub>	Undervoltage quiescent supply current	$\label{eq:Vcc} \begin{array}{l} V_{CC} = 10 \ V, \ \overline{\text{SD}} \ \text{pulled to 5 V} \\ \text{through } R_{\text{SD}} = 10 \ \text{k}\Omega, \\ \text{CIN} = \text{LINx}^{(1)} = 0 \end{array}$		600	800	μA
Iqcc	Quiescent current			700	900	μA
V <sub>SSD</sub>	Smart SD unlatch threshold		0.5	0.6	0.75	v
I <sub>SDh</sub>	SD logic "1" input bias current	$\overline{\text{SD}} = 5 \text{ V}$	25	50	70	μA
Isdi	SD logic "0" input bias current	$\overline{\text{SD}} = 0 \text{ V}$			1	μA

Table 9: High and low side drivers

#### Notes:

 $^{(1)}\mbox{Applied}$  between HINx, LINx and GND for x = U, V, W



### Electrical characteristics

					4010110	
	Table 10	: Temperature sensor output				
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V <sub>TSO</sub>	Temperature sensor output voltage	T <sub>j</sub> = 25 °C	0.974	1.16	1.345	V
Itso_snk	Temperature sensor sink current capability			0.1		mA
Itso_src	Temperature sensor source current capability		4			mA

#### Table 11: Sense comparator (Vcc = 15 V, unless otherwise is specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ICIN	CIN input bias current	V <sub>CIN</sub> =1 V	-0.2		0.2	μA
Vref	Internal reference voltage		460	510	560	mV
V <sub>OD</sub>	Open drain low level output voltage	l <sub>od</sub> = 5 mA			500	mV
tcin_sd	$C_{IN}$ comparator delay to $\overline{SD}$	$\label{eq:sdef} \begin{array}{ c c c } \overline{SD} \mbox{ pulled to 5 V through} \\ R_{SD} = 10  k\Omega; \mbox{ measured} \\ \mbox{ applying a voltage step 0-1 V} \\ \mbox{ to pin CIN 50\% CIN to 90\%} \\ \overline{SD} \end{array}$	240	320	410	ns
SR <sub>SD</sub>	SD fall slew rate	$\overline{SD}$ pulled to 5 V through $R_{SD}$ =10 k $\Omega$ ; CL=1 nF through $\overline{SD}$ and ground; 90% $\overline{SD}$ to 10% $\overline{SD}$		25		V/µs

Comparator stay enabled even if  $V_{CC}$  is in UVLO condition but higher than 4 V.



### 4 Fault management

The device integrates an open-drain output connected to  $\overline{\text{SD}}$  pin. As soon as a fault occurs the open-drain is activated and LVGx outputs are forced low. Two types of fault can be pointed out:


- Overcurrent (OC) sensed by the internal comparator (see more detail in *Section 4.2:* "*Smart shutdown function*")
- Undervoltage on supply voltage (V<sub>CC</sub>)


Each fault enables the  $\overline{\text{SD}}$  open drain for a different time; refer to the following *Table 12:* "*Fault timing*"


Symbol	Parameter	Event time	SD open-drain enable time result
ос	Overcurrent event	≤ 20 µs	20 µs
OC Overci	Overcurrent event	≥ 20 µs	OC time
	Lindon voltage look	≤ 50 µs	50 µs
UVLO	Undervoltage lock out event	≥ 50 µs until the VCC_LS exceed the VCC_LS UV turn ON threshold	UVLO time

Table	12: Fa	ault tin	ning
-------	--------	----------	------

Actually the device remains in a fault condition ( $\overline{SD}$  at low logic level and LVGx outputs disabled) for a time also depending on RC network connected to  $\overline{SD}$  pin. The network generates a time contribute, which is added to the internal value.







### 4.1 TSO output

The device integrates temperature sensor. A voltage proportional to die temperature is available on TSO pin. When this function is not used the Pin can be left floating.

### 4.2 Smart shutdown function


The device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function.

The output signal of the comparator is fed to an integrated MOSFET with the open drain output available on  $\overline{\text{SD}}$  input. When the comparator triggers, the device is set in shutdown state and its outputs are all set to low level.



#### Fault management

#### STGIB10CH60TS-L



Ron\_OD=VoD/5 mA see Table 11: "Sense comparator (VCC = 15 V, unless otherwise is specified)"; RPD\_SD (typ) =5 V/ISDh



In common overcurrent protection architectures the comparator output is usually connected to the SD input and an RC network is connected to this SD line in order to provide a monostable circuit, which implements a protection time that follows the fault condition. Differently from the common fault detection systems, the device Smart shutdown architecture allows to immediately turn-off the outputs gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the actual outputs switch-off. In fact the time delay between the fault and the outputs turn off is no more dependent on the RC value of the external network connected to the pin. In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time the internal logic turns on the open drain output and holds it on until the SD voltage goes below the V<sub>SSD</sub> threshold and toc time is elapsed. The driver outputs restart following the input pins as soon as the voltage at the SD pin reaches the higher threshold of the SD logic input. The Smart shutdown system provides the possibility to increase the time constant of the external RC network (that is the disable time after the fault event) up to very large values without increasing the delay time of the protection.



### 5 Application circuit example




Figure 7: Application circuit example

Application designers are free to use a different scheme according with the specifications of the device.



### 5.1 Guidelines

- Input signals HIN, LIN are active-high logic. A 100 kΩ (typ.) pull-down resistor is builtin for each input pin. To prevent input signal oscillation, the wiring of each input should be as short as possible and the use of RC filters (R1, C1) on each input signal is suggested. The filters should be done with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- 2. The use of a bypass capacitor  $C_{VCC}$  (aluminum or tantalum) can help reduce the transient circuit demand on the power supply. Also, to reduce high frequency switching noise distributed on the power lines, placing a decoupling capacitor C<sub>2</sub> (100 to 220nF, with low ESR and low ESL) as close as possible to each Vcc pin and in parallel with the bypass capacitor is suggested.
- The use of RC filter (RSF, CSF) for preventing protection circuit malfunction is recommended. The time constant (RSF x CSF) should be set to 1us and the filter must be placed as close as possible to the CIN pin.
- 4. The  $\overline{\text{SD}}$  is an input/output pin (open drain type if used as output). It is recommended that it be pulled up to a power supply (i.e., MCU bias at 3.3/5 V) by a resistor value able to keep the l<sub>od</sub> no higher than 5 mA (V<sub>OD</sub> ≤ 500 mV when open drain MOSFET is ON). The filter on  $\overline{\text{SD}}$  should be sized to get a desired re-starting time after a fault event and placed as close as possible to the  $\overline{\text{SD}}$  pin.
- 5. A decoupling capacitor  $C_{TSO}$  between 1 nF and 10 nF can be used to increase the noise immunity of the TSO thermal sensor; a similar decoupling capacitor  $C_{OT}$  (between 10 nF and 100 nF) can be implemented if the NTC thermistor is available and used. In both cases, their effectiveness is improved if the capacitors are placed close to the MCU.
- 6. The decoupling capacitor C<sub>3</sub> (100 to 220 nF with low ESR and low ESL) in parallel with each C<sub>boot</sub> is useful to filter high frequency disturbances. Both C<sub>boot</sub> and C<sub>3</sub> (if present) should be placed as close as possible to the U,V,W and V<sub>boot</sub> pins. Bootstrap negative electrodes should be connected to U,V,W terminals directly and separated from the main output wires.
- 7. To prevent overvoltage on the V<sub>CC</sub> pin, a Zener diode (Dz1) can be used. Similarly on the V<sub>boot</sub> pin, a Zener diode(Dz2) can be placed in parallel with each C<sub>boot</sub>.
- 8. The use of the decoupling capacitor C<sub>4</sub> (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C<sub>vdc</sub> is useful to prevent surge destruction. Both capacitors C<sub>4</sub> and Cvdc should be placed as close as possible to the IPM (C<sub>4</sub> has priority over Cvdc).
- 9. By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-coupler is possible.
- 10. Low inductance shunt resistors should be used for phase leg current sensing
- 11. In order to avoid malfunctions, the wiring between N pins, the shunt resistor and PWR\_GND should be as short as possible.
- 12. The connection of SGN\_GND to PWR\_GND at only one point (close to the shunt resistor terminal) can help to reduce the impact of power ground fluctuation.

These guidelines are useful for application design to ensure the specifications of the device. For further details, please refer to the relevant application note.



### Application circuit example


### STGIB10CH60TS-L

Table 13: Recommended operating conditions						
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
V <sub>PN</sub>	Supply voltage	Applied between P-Nu, Nv, Nw		300	400	V
Vcc	Control supply voltage	Applied between Vcc-GND	13.5	15	18	V
V <sub>BS</sub>	High side bias voltage	Applied between $V_{BOOTi}$ -OUTi for i = U, V, W	13		18	V
t <sub>dead</sub>	Blanking time to prevent Arm-short	For each input signal	1.0			μs
fрwм	PWM input signal	-40 °C < T <sub>C</sub> < 100 °C -40 °C < T <sub>i</sub> < 125 °C			20	kHz
Tc	Case operation temperature				100	°C



### 6 NTC thermistor


Table 14: NTC thermistor						
Symbol	Parameter	Test condition	Min	Тур	Max	Unit
R <sub>25</sub>	Resistance	T = 25 °C		85	-	kΩ
R <sub>125</sub>	Resistance	T = 125 °C		2.6	-	kΩ
В	B-constant	T = 25 to 100 °C		4092	-	К
Т	Operating temperature range		-40		125	°C



### Figure 8: NTC resistance vs. temperature



STGIB10CH60TS-L








7

57

### Electrical characteristics (curves)








Electrical characteristics (curves)

#### STGIB10CH60TS-L






57

### 8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 8.1 SDIP2B-26L type L package information



### Package information

#### STGIB10CH60TS-L

Ref.DimensionsA $38.00 \pm 0.50$ A1 $1.22 \pm 0.25$ A2 $1.22 \pm 0.25$ A3 $35.00 \pm 0.30$ c $1.50 \pm 0.05$ B $24.00 \pm 0.50$ B1 $12.00$ B2 $14.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$ e1 $1.778 \pm 0.200$	
A1 $1.22 \pm 0.25$ A2 $1.22 \pm 0.25$ A3 $35.00 \pm 0.30$ c $1.50 \pm 0.05$ B $24.00 \pm 0.50$ B1 $12.00$ B2 $14.40 \pm 0.50$ B3 $29.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$	
A2 $1.22 \pm 0.25$ A3 $35.00 \pm 0.30$ c $1.50 \pm 0.05$ B $24.00 \pm 0.50$ B1 $12.00$ B2 $14.40 \pm 0.50$ B3 $29.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$	
A3 $35.00 \pm 0.30$ c $1.50 \pm 0.05$ B $24.00 \pm 0.50$ B1 $12.00$ B2 $14.40 \pm 0.50$ B3 $29.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$	
$\begin{array}{c c} c & 1.50 \pm 0.05 \\ \hline B & 24.00 \pm 0.50 \\ \hline B1 & 12.00 \\ \hline B2 & 14.40 \pm 0.50 \\ \hline B3 & 29.40 \pm 0.50 \\ \hline C & 3.50 \pm 0.20 \\ \hline C1 & 5.50 \pm 0.50 \\ \hline C2 & 14.00 \pm 0.50 \\ \hline e & 3.556 \pm 0.200 \\ \hline \end{array}$	
B $24.00 \pm 0.50$ B1 $12.00$ B2 $14.40 \pm 0.50$ B3 $29.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$	
B1 $12.00$ B2 $14.40 \pm 0.50$ B3 $29.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$	
B2 $14.40 \pm 0.50$ B3 $29.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.40 \pm 0.50$ e $3.556 \pm 0.200$	
B3 $29.40 \pm 0.50$ C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$	
C $3.50 \pm 0.20$ C1 $5.50 \pm 0.50$ C2 $14.00 \pm 0.50$ e $3.556 \pm 0.200$	
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	
C2 14.00 ± 0.50   e 3.556 ± 0.200	
e 3.556 ± 0.200	
e1 1.778 ± 0.200	
e2 7.62 ± 0.20	
e3 5.08 ± 0.20	
e4 2.54 ± 0.20	
D 28.95 ± 0.50	
D1 3.025 ± 0.300	
E 12.40 ± 0.50	
E1 3.75 ± 0.30	
E2 1.80	
f 0.60 ± 0.15	
f1 0.50 ± 0.15	
F 2.10 ± 0.15	
F1 1.10 ± 0.15	
R 1.60 ± 0.20	
T 0.400 ± 0.025	
V 0° / 5°	

### 9 Revision history

Table 16: Document revision history

Date	Revision	Changes
15-May-2014	1	Initial release.
27-Aug-2014	2	Updated Table 1: Device summary.
29-Jul-2015	3	Updated features and <i>description</i> in cover page. Updated <i>Section 2:</i> <i>Absolute maximum ratings, Section 3: Electrical characteristics.</i> Added <i>Section 8: Electrical characteristics (curves).</i>
09-Sep-2015	4	Modified: <i>Features</i> Modified: <i>Figure 1, 6</i> and <i>7</i> Datasheet promoted to preliminary data to production data Minor text changes
11-Oct-2016	5	Modified table <i>Table 7: "Static", Table 9: " High and low side drivers"</i> and <i>Table 11: "Sense comparator (VCC = 15 V, unless otherwise is</i> <i>specified)"</i> Modified <i>Section 5.1: "Guidelines"</i> Modified <i>Figure 11: "VCE(sat) vs. collector current", Figure 12: "Diode</i> <i>VF vs. forward current"</i> and <i>Figure 15: "VTSO output characteristics vs.</i> <i>LVIC temperature"</i> Updated <i>Section 8.1: "SDIP2B-26L type L package information"</i> Minor text changes
25-Oct-2016	6	Modified: Figure 11: "VCE(sat) vs. collector current" and Figure 12: "Diode VF vs. forward current" Minor text changes



### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

