# Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

## Contact us

# STGIPN3H60T-H

## SLLIMM™-nano small low-loss intelligent molded module IPM, 3 A, 600 V, 3-phase IGBT inverter bridge

Datasheet - production data



NDIP-26L

## Features

- IPM 3 A, 600 V, 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Optimized for low electromagnetic interference
- $V_{CE(sat)}$ negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down/pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Smart shutdown function
- Comparator for fault protection against overtemperature and overcurrent
- Op-amp for advanced current sensing
- Optimized pinout for board layout
- NTC for temperature control (UL 1434 CA 2 and 4)

## Applications

- 3-phase inverters for motor drives
- Dish washers, refrigerator compressors, heating systems, air-conditioning fans, draining and recirculation pumps

## Description

This SLLIMM (small low-loss intelligent molded module) nano provides a compact, high performance AC motor drive in a simple, rugged design. It is composed of six MOSFETs and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The package is optimized for thermal performance and compactness in built-in motor applications, or other low power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM™ is a trademark of STMicroelectronics.

**Table 1: Device summary**

| Order code | Marking | Package | Packing |
|---|---|---|---|
| STGIPN3H60T-H | GIPN3H60T-H | NDIP-26L | Tube |

This is information on a product in full production.

# Contents

# 1    Internal schematic diagram and pin configuration

**Figure 1: Internal schematic diagram**

**Table 2: Pin description**

| Pin | Symbol | Description |
|---|---|---|
| 1 | GND | Ground |
| 2 | T/ $\overline{\text{SD}}$ / OD | NTC thermistor terminal / shutdown logic input (active low) / open-drain (comparator output) |
| 3 | $V_{CC}$ W | Low voltage power supply W phase |
| 4 | HIN W | High-side logic input for W phase |
| 5 | LIN W | Low-side logic input for W phase |
| 6 | OP+ | Op-amp non-inverting input |
| 7 | $OP_{OUT}$ | Op-amp output |
| 8 | OP- | Op-amp inverting input |
| 9 | $V_{CC}$ V | Low voltage power supply V phase |
| 10 | HIN V | High-side logic input for V phase |
| 11 | LIN V | Low-side logic input for V phase |
| 12 | CIN | Comparator input |
| 13 | $V_{CC}$ U | Low voltage power supply for U phase |
| 14 | HIN U | High-side logic input for U phase |
| 15 | T/ $\overline{\text{SD}}$ / OD | NTC thermistor terminal / shutdown logic input (active low) / open-drain (comparator output) |
| 16 | LIN U | Low-side logic input for U phase |
| 17 | $V_{BOOT}$ U | Bootstrap voltage for U phase |
| 18 | P | Positive DC input |
| 19 | U, $OUT_U$ | U phase output |
| 20 | $N_U$ | Negative DC input for U phase |
| 21 | $V_{BOOT}$ V | Bootstrap voltage for V phase |
| 22 | V, $OUT_V$ | V phase output |
| 23 | $N_V$ | Negative DC input for V phase |
| 24 | $V_{BOOT}$ W | Bootstrap voltage for W phase |
| 25 | W, $OUT_W$ | W phase output |
| 26 | $N_W$ | Negative DC input for W phase |

**Figure 2: Pin layout (top view)**



PIN26

(*)

(*)

PIN17

PIN #1 ID

PIN1

PIN16

(*) Dummy pin internally connected to P (positive DC input).

AM09368V1

# 2 Electrical ratings

## 2.1 Absolute maximum ratings

**Table 3: Inverter part**

| Symbol | Parameter | Value | Unit |
|--------|-----------|-------|------|
| $V_{CES}$ | Each IGBT collector emitter voltage ($V_{IN}$[1]= 0) | 600 | V |
| $\pm\ I_C$ [2] | Each IGBT continuous collector current at $T_C$ = 25 °C | 3 | A |
| $\pm\ I_{CP}$ [3] | Each IGBT pulsed collector current | 18 | A |
| $P_{TOT}$ | Each IGBT total dissipation at $T_C$ = 25 °C | 8 | W |

**Notes:**

[1]Applied among $HIN_i$, $LIN_i$ and $G_{ND}$ for i = U, V, W.

[2]Calculated according to the iterative formula:

$$I_C(T_C) = \frac{T_{j(max)} - T_C}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_C(T_C))}$$

[3]Pulse width limited by max. junction temperature.

**Table 4: Control part**

| Symbol | Parameter | Min. | Max. | Unit |
|--------|-----------|------|------|------|
| $V_{OUT}$ | Output voltage applied among $OUT_U$, $OUT_V$, $OUT_W$ - GND | $V_{boot}$ - 21 | $V_{boot}$ + 0.3 | V |
| $V_{CC}$ | Low voltage power supply | - 0.3 | 21 | V |
| $V_{CIN}$ | Comparator input voltage | - 0.3 | $V_{CC}$ + 0.3 | V |
| $V_{op+}$ | Op-amp non-inverting input | - 0.3 | $V_{CC}$ + 0.3 | V |
| $V_{op-}$ | Op-amp inverting input | - 0.3 | $V_{CC}$ + 0.3 | V |
| $V_{boot}$ | Bootstrap voltage | - 0.3 | 620 | V |
| $V_{IN}$ | Logic input voltage applied among HIN, LIN and GND | - 0.3 | 15 | V |
| $V_{T/\overline{SD}/OD}$ | Open-drain voltage | - 0.3 | 15 | V |
| $\Delta V_{OUT/dT}$ | Allowed output slew rate | | 50 | V/ns |

**Table 5: Total system**

| Symbol | Parameter | Value | Unit |
|--------|-----------|-------|------|
| $V_{ISO}$ | Isolation withstand voltage applied among each pin and heatsink plate (AC voltage, t = 60 s) | 1000 | V |
| $T_j$ | Power chip operating junction temperature range | -40 to 150 | °C |
| $T_C$ | Module operation case temperature range | -40 to 125 | °C |

## 2.2      Thermal data

**Table 6: Thermal data**

| Symbol | Parameter | Value | Unit |
|:------:|-----------|:-----:|:----:|
| $R_{thJA}$ | Thermal resistance junction-ambient | 50 | °C/W |

# 3 Electrical characteristics

## 3.1 Inverter part

$T_J$ = 25 °C unless otherwise specified.

**Table 7: Static**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| $V_{CE(sat)}$ | Collector-emitter saturation voltage | $V_{CC}$ = $V_{boot}$ = 15 V, $V_{IN}$[1] = 0 to 5 V, $I_C$ = 1 A | - | 2.15 | 2.6 | V |
| | | $V_{CC}$ = $V_{boot}$ = 15 V, $V_{IN}$[1] = 0 to 5 V, $I_C$ = 1 A, $T_J$ = 125 °C | - | 1.65 | | |
| $I_{CES}$ | Collector cut-off current ($V_{IN}$[1] = 0 "logic state") | $V_{CE}$ = 550 V, $V_{CC}$ = $V_{Boot}$ = 15 V | - | | 250 | μA |
| $V_F$ | Diode forward voltage | $V_{IN}$[1] = 0 "logic state", $I_C$ = 1 A | - | | 1.7 | V |

**Notes:**

[1]Applied among HIN$_i$, LIN$_i$ and G$_{ND}$ for i = U, V, W.

**Table 8: Inductive load switching time and energy**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| $t_{on}$[1] | Turn-on time | $V_{DD}$ = 300 V, $V_{CC}$ = $V_{boot}$ = 15 V, $V_{IN}$[2] = 0 to 5 V, $I_C$ = 1 A (see *Figure 4: "Switching time definition"*) | - | 275 | - | ns |
| $t_{c(on)}$[1] | Crossover time (on) | | - | 90 | - | |
| $t_{off}$[1] | Turn-off time | | - | 890 | - | |
| $t_{c(off)}$[1] | Crossover time (off) | | - | 125 | - | |
| $t_{rr}$ | Reverse recovery time | | - | 50 | - | |
| $E_{on}$ | Turn-on switching energy | | - | 18 | - | μJ |
| $E_{off}$ | Turn-off switching energy | | - | 13 | - | |

**Notes:**

[1]$t_{ON}$ and $t_{OFF}$ include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of MOSFET itself under the internally given gate driving conditions.

[2]Applied among HIN$_i$, LIN$_i$ and G$_{ND}$ for i = U, V, W.

**Figure 3: Switching time test circuit**



**Figure 4: Switching time definition**



*Figure 4: "Switching time definition"* refers to HIN, LIN inputs (active high).

## 3.2 Control part

**Table 9: Low voltage power supply (V$_{CC}$ = 15 V unless otherwise specified)**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| V$_{CC\_hys}$ | V$_{CC}$ UV hysteresis | | 1.2 | 1.5 | 1.8 | V |
| V$_{CC\_thON}$ | V$_{CC}$ UV turn-ON threshold | | 11.5 | 12 | 12.5 | V |
| V$_{CC\_thOFF}$ | V$_{CC}$ UV turn-OFF threshold | | 10 | 10.5 | 11 | V |
| I$_{qccu}$ | Undervoltage quiescent supply current | V$_{CC}$ = 10 V, T/$\overline{SD}$/OD = 5 V; LIN = 0, H$_{IN}$ = 0, C$_{IN}$ = 0 V | | | 150 | µA |
| I$_{qcc}$ | Quiescent current | V$_{cc}$ = 15 V, T/$\overline{SD}$/OD = 5 V; LIN = 0; H$_{IN}$ = 0, C$_{IN}$ = 0 V | | | 1 | mA |
| V$_{ref}$ | Internal comparator (CIN) reference voltage | | 0.5 | 0.54 | 0.58 | V |

**Table 10: Bootstrapped voltage (V$_{CC}$ = 15 V unless otherwise specified)**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| V$_{BS\_hys}$ | V$_{BS}$ UV hysteresis | | 1.2 | 1.5 | 1.8 | V |
| V$_{BS\_thON}$ | V$_{BS}$ UV turn-ON threshold | | 11.1 | 11.5 | 12.1 | V |
| V$_{BS\_thOFF}$ | V$_{BS}$ UV turn-OFF threshold | | 9.8 | 10 | 10.6 | V |
| I$_{QBSU}$ | Undervoltage V$_{BS}$ quiescent current | V$_{BS}$ < 9 V, T/$\overline{SD}$/OD = 5 V, LIN = 0 HIN=5 V, C$_{IN}$ = 0 V | | 70 | 110 | µA |
| I$_{QBS}$ | V$_{BS}$ quiescent current | V$_{BS}$ =15 V, T/$\overline{SD}$/OD = 5 V, LIN = 0 HIN=5 V, C$_{IN}$ = 0 V | | 150 | 210 | µA |
| R$_{DS(on)}$ | Bootstrap driver on-resistance | LVG ON | | 120 | | Ω |

**Table 11: Logic inputs (V$_{CC}$ = 15 V unless otherwise specified)**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| V$_{il}$ | Low logic level voltage | | | | 0.8 | V |
| V$_{ih}$ | High logic level voltage | | 2.25 | | | V |
| I$_{HINh}$ | HIN logic "1" input bias current | HIN = 15 V | 20 | 40 | 100 | µA |
| I$_{HINl}$ | HIN logic "0" input bias current | HIN = 0 V | | | 1 | µA |
| I$_{LINh}$ | LIN logic "1" input bias current | LIN = 15 V | 20 | 40 | 100 | µA |
| I$_{LINl}$ | LIN logic "0" input bias current | LIN = 0 V | | | 1 | µA |
| I$_{SDh}$ | $\overline{SD}$ logic "0" input bias current | $\overline{SD}$ = 15 V | 220 | 295 | 370 | µA |
| I$_{SDl}$ | $\overline{SD}$ logic "1" input bias current | $\overline{SD}$ = 0 V | | | 3 | µA |
| Dt | Dead time | see *Figure 9: "Dead time and interlocking waveform definitions"* | | 180 | | ns |

**Table 12: Op-amp characteristics (V_CC = 15 V unless otherwise specified)**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------|-----------|-----------------|------|------|------|------|
| $V_{io}$ | Input offset voltage | $V_{ic}$ = 0 V, $V_o$ = 7.5 V | | | 6 | mV |
| $I_{io}$ | Input offset current | $V_{ic}$ = 0 V, $V_o$ = 7.5 V | | 4 | 40 | nA |
| $I_{ib}$ | Input bias current [1] | | | 100 | 200 | nA |
| $V_{icm}$ | Input common mode voltage range | | 0 | | | V |
| $V_{OL}$ | Low level output voltage | $R_L$ = 10 kΩ to $V_{CC}$ | | 75 | 150 | mV |
| $V_{OH}$ | High level output voltage | $R_L$ = 10 kΩ to GND | 14 | 14.7 | | V |
| $I_o$ | Output short-circuit current | Source, $V_{id}$ = + 1 V; $V_o$ = 0 V | 16 | 30 | | mA |
| | | Sink, $V_{id}$ = -1 V; $V_o$ = $V_{CC}$ | 50 | 80 | | mA |
| SR | Slew rate | $V_i$ = 1 - 4 V; $C_L$ = 100 pF; unity gain | 2.5 | 3.8 | | V/µs |
| GBWP | Gain bandwidth product | $V_o$ = 7.5 V | 8 | 12 | | MHz |
| $A_{vd}$ | Large signal voltage gain | $R_L$ = 2 kΩ | 70 | 85 | | dB |
| SVR | Supply voltage rejection ratio | vs. $V_{CC}$ | 60 | 75 | | dB |
| CMRR | Common mode rejection ratio | | 55 | 70 | | dB |

**Notes:**

[1]The direction of input current is out of the IC.

**Table 13: Sense comparator characteristics (V_CC = 15 V unless otherwise specified)**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------|-----------|-----------------|------|------|------|------|
| $I_{ib}$ | Input bias current | $V_{CIN}$ = 1 V | | | 3 | µA |
| $V_{od}$ | Open-drain low level output voltage | $I_{od}$ = 3 mA | | | 0.5 | V |
| $R_{ON\_OD}$ | Open-drain low level output resistance | $I_{od}$ = 3 mA | | 166 | | Ω |
| $R_{PD\_SD}$ | $\overline{SD}$ pull-down resistor [1] | | | 125 | | kΩ |
| $t_{d\_comp}$ | Comparator delay | T/ $\overline{SD}$ /OD pulled to 5 V through 100 kΩ resistor | | 90 | 130 | ns |
| SR | Slew rate | $C_L$ = 180 pF; $R_{pu}$ = 5 kΩ | | 60 | | V/µs |
| $t_{sd}$ | Shutdown to high / low-side driver propagation delay | $V_{OUT}$ = 0, $V_{boot}$ = $V_{CC}$, $V_{IN}$ = 0 to 3.3 V | 50 | 125 | 200 | ns |
| $t_{isd}$ | Comparator triggering to high / low-side driver turn-off propagation delay | Measured applying a voltage step from 0 V to 3.3 V to pin CIN | 50 | 200 | 250 | ns |

**Notes:**

[1]Equivalent value derived from the resistances of three drivers in parallel

**Table 14: Truth table**

| Condition | Logic input ($V_I$) | | | Output | |
|---|---|---|---|---|---|
| | T/ $\overline{SD}$ /OD | **LIN** | **HIN** | **LVG** | **HVG** |
| Shutdown enable half-bridge tri-state | L | X[1] | X[1] | L | L |
| Interlocking half-bridge tri-state | H | H | H | L | L |
| 0 "logic state" half-bridge tri-state | H | L | L | L | L |
| 1 "logic state" low-side direct driving | H | H | L | H | L |
| 1 "logic state" high-side direct driving | H | L | H | L | H |

**Notes:**

[1]X: don't care.

### 3.2.1 NTC thermistor

**Figure 5: Internal structure of $\overline{SD}$ and NTC**



RPD_SD: equivalent value as result of resistances of three drivers in parallel.

**Figure 6: Equivalent resistance (NTC//RPD_SD)**



**Figure 7: Equivalent resistance (NTC//RPD_SD zoom)**

**Figure 8: Voltage of T/$\overline{\text{SD}}$/OD pin according to NTC temperature**

## 3.3 Waveform definitions

**Figure 9: Dead time and interlocking waveform definitions**

# 4 Smart shutdown function

The device integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference $V_{REF}$ connected to the inverting input, while the non-inverting input on pin ($C_{IN}$) can be connected to an external shunt resistor for simple overcurrent protection.

When the comparator triggers, the device goes to the shutdown state and both of its outputs are set to low level, causing the half-bridge to enter tri-state.

In common overcurrent protection architectures, the comparator output is usually connected to the shutdown input through an RC network so to provide a monostable circuit which implements a protection time following to a fault condition.

Our smart shutdown architecture immediately turns off the output gate driver in case of overcurrent through a preferential path for the fault signal, which directly switches off the outputs. The time delay between the fault and output shutdown no longer depends on the RC values of the external network connected to the shutdown pin. At the same time, the DMOS connected to the open-drain output (pin T/ $\overline{SD}$ /OD) is turned on by the internal logic, which holds it on until the shutdown voltage is lower than the minimum value of logic input threshold (Vil).

Besides, the smart shutdown function allows the real disable time to be increased while the constant time of the external RC network remains as it is.

An NTC thermistor for temperature monitoring is internally connected in parallel to the $\overline{SD}$ pin. To avoid undesired shutdown, keep the voltage $V_{T/\overline{SD}/OD}$ higher than the high level logic threshold by setting the pull-up resistor $R_{\overline{SD}}$ to 1 kΩ or 2.2 kΩ for the 3.3 V or 5 V MCU power supplies, respectively.

**Figure 10: Smart shutdown timing waveforms**



An approximation of the disable time is given by:

$$t_1 \cong \tau_1 \cdot ln\left(\frac{V_{off} - V_{on}}{V_{il} - V_{on}}\right)$$

$$t_2 \cong \tau_2 \cdot ln\left(\frac{V_{il} - V_{off}}{V_{ih} - V_{off}}\right)$$

Where:

$$\tau_1 = \left(R_{ON\_OD}//R_{SD}//R_{PD\_SD}//R_{NTC}\right) \cdot C_{SD} \cong R_{ON\_OD} \cdot C_{SD}$$

$$\tau_2 = \left(R_{SD}//R_{PD\_SD}//R_{NTC}\right) \cdot C_{SD}$$

$$V_{on} = \frac{R_{ON\_OD}//R_{PD\_SD}//R_{NTC}}{\left(R_{ON\_OD}//R_{PD\_SD}//R_{NTC}\right) + R_{SD}} \cdot V_{BIAS} \cong \frac{R_{ON\_OD}}{R_{ON\_OD} + R_{SD}} \cdot V_{BIAS}$$

$$V_{off} = \frac{R_{PD\_SD}//R_{NTC}}{R_{PD\_SD}//R_{NTC} + R_{SD}} \cdot V_{BIAS}$$

GIPG080920140931FSR

Please refer to *Table 13: "Sense comparator characteristics (VCC = 15 V unless otherwise specified)"* for internal propagation delay time details.

# 5 Application circuit example



Figure 11: Application circuit example

Application designers are free to use a different scheme according to the specifications of the device.

## 5.1     Guidelines

- Input signals HIN, LIN are active high logic. A 375 kΩ (typ.) pull-down resistor is built-in for each input. To avoid the input signal oscillation, the wiring of each input should be as short as possible and the use of RC filters ($R_1$, $C_1$) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.

- The use of a bypass capacitor $C_{VCC}$ (aluminum or tantalum) can help to reduce the transient circuit demand on the power supply. Besides, to reduce high frequency switching noise distributed on the power lines, a decoupling capacitor $C_2$ (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to $V_{cc}$ pin and in parallel whit the bypass capacitor.

- The use of an RC filter ($R_{SF}$, $C_{SF}$) is recommended to avoid protection circuit malfunction. The time constant ($R_{SF}$ x $C_{SF}$) should be set to 1 µs and the filter must be placed as close as possible to the $C_{IN}$ pin.

- The $\overline{SD}$ is an input/output pin (open-drain type if it is used as output). A built-in thermistor NTC is internally connected between the $\overline{SD}$ pin and GND. The voltage $V_{SD}$-GND decreases as the temperature increases, due to the pull-up resistor $R_{SD}$. In order to keep the voltage always higher than the high level logic threshold, the pull-up resistor is suggested to be set to 1 kΩ or 2.2 kΩ for 3.3 V or 5 V MCU power supply, respectively. The $C_{SD}$ capacitor of the filter on $\overline{SD}$ should be fixed no higher than 3.3 nF to ensure the $\overline{SD}$ activation time τ1 ≤ 500 ns; the filter should be placed as close as possible to the $\overline{SD}$ pin.

- The decoupling capacitor $C_3$ (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each $C_{boot}$, filters the high frequency disturbance. Both $C_{boot}$ and $C_3$ (if present) should be placed as close as possible to the U, V, W and $V_{boot}$ pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.

- To prevent the overvoltage on $V_{cc}$ pin, a Zener diode (Dz1) can be used. Similarly on the $V_{boot}$ pin, a Zener diode (Dz2) can be placed in parallel with each $C_{boot}$.

- The use of the decoupling capacitor $C_4$ (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor $C_{vdc}$ avoids surge destruction. Both capacitors C4 and $C_{vdc}$ should be placed as close as possible to the IPM (C4 has priority over $C_{vdc}$).

- By integrating an application specific type HVIC inside the module, direct coupling to the MCU terminals without an optocoupler is possible.

- Low inductance shunt resistors should be used for phase leg current sensing.

- In order to avoid malfunctions, the wiring among N pins, the shunt resistor and PWR_GND should be as short as possible.
These guidelines ensure the specifications of the device for the application design. For further details, please refer to the relevant application note AN4043.

**Table 15: Recommended operating conditions**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------|-----------|-----------------|------|------|------|------|
| $V_{PN}$ | Supply voltage | Applied among P-Nu, Nv, Nw | | 300 | 500 | V |
| $V_{CC}$ | Control supply voltage | Applied to $V_{CC}$-GND | 13.5 | 15 | 18 | V |
| $V_{BS}$ | High-side bias voltage | Applied to $V_{BOOTi}$-$OUT_i$ for i = U, V, W | 13 | | 18 | V |
| $t_{dead}$ | Blanking time to prevent arm-short | For each input signal | 1.5 | | | µs |
| $f_{PWM}$ | PWM input signal | -40 °C < $T_c$ < 100 °C<br>-40 °C < $T_j$ < 125 °C | | | 25 | kHz |
| $T_C$ | Case operation temperature | | | | 100 | °C |

# 6        Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 6.1 NDIP-26L type C package information

**Figure 12: NDIP-26L type C package outline**

**Table 16: NDIP-26L type C mechanical data**

| Dim. | mm | | |
|---|---|---|---|
| | Min. | Typ. | Max. |
| A | | | 4.40 |
| A1 | 0.80 | 1.00 | 1.20 |
| A2 | 3.00 | 3.10 | 3.20 |
| A3 | 1.70 | 1.80 | 1.90 |
| A4 | 5.70 | 5.90 | 6.10 |
| b | 0.53 | | 0.72 |
| b1 | 0.52 | 0.60 | 0.68 |
| b2 | 0.83 | | 1.02 |
| b3 | 0.82 | 0.90 | 0.98 |
| c | 0.46 | | 0.59 |
| c1 | 0.45 | 0.50 | 0.55 |
| D | 29.05 | 29.15 | 29.25 |
| D1 | 0.50 | 0.77 | 1.00 |
| D2 | 0.35 | 0.53 | 0.70 |
| D3 | | | 29.55 |
| E | 12.35 | 12.45 | 12.55 |
| e | 1.70 | 1.80 | 1.90 |
| e1 | 2.40 | 2.50 | 2.60 |
| eB1 | 16.10 | 16.40 | 16.70 |
| eB2 | 21.18 | 21.48 | 21.78 |
| L | 1.24 | 1.39 | 1.54 |

## 6.2 NDIP-26L packing information

**Figure 13: NDIP-26L tube (dimensions are in mm)**



**Table 17: Shipping details**

| Parameter | Value |
| --- | --- |
| Base quantity | 17 pieces |
| Bulk quantity | 476 pieces |

# 7 Revision history

**Table 18: Document revision history**

| Date | Revision | Changes |
|------|----------|---------|
| 19-Dec-2013 | 1 | Initial release. |
| 23-Apr-2014 | 2 | Updated *Figure 1: Internal schematic diagram* and *Section 3: Electrical characteristics.*<br>Minor text changes. |
| 05-May-2014 | 3 | Updated features in cover page. |
| 04-Nov-2014 | 4 | Updated:<br>– *Figure 1: Internal schematic diagram*<br>– *Table 10: Logic inputs (VCC = 15 V unless otherwise specified)*<br>– *Table 12: Sense comparator characteristics (VCC = 15 V unless otherwise specified)*<br>– *Section 3.1.1: NTC thermistor*<br>– *Section 4: Smart shutdown function description*<br>– *Figure 10: Smart shutdown timing waveforms*<br>– *Figure 11: Typical application circuit*<br>– *Section 5.1: Recommendations*<br>– minor text changes |
| 07-Nov-2014 | 5 | Minor text and formatting edits throughout document. |
| 08-Jun-2015 | 6 | Updated *Section 6: Package information.*<br>Minor text changes. |
| 16-Mar-2017 | 7 | Updated *Section 6.1: "NDIP-26L type C package information"* and *Section 6.2: "NDIP-26L packing information"*<br>Minor text changes |