



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!





## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China


**Figure 1. Internal schematic diagram**


## Features

Order codes	$V_{DS}$	$R_{DS(on)}$ max.	$I_D$
STH315N10F7-2	100 V	2.3 mΩ	180 A
STH315N10F7-6			

- Designed for automotive applications and AEC-Q101 qualified
- Among the lowest  $R_{DS(on)}$  on the market
- Excellent figure of merit (FoM)
- Low  $C_{rss}/C_{iss}$  ratio for EMI immunity
- High avalanche ruggedness

## Applications

- Switching applications

## Description

These N-channel Power MOSFETs utilize STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1. Device summary**

Order codes	Marking	Package	Packaging
STH315N10F7-2	315N10F7	H <sup>2</sup> PAK-2	Tape and reel
STH315N10F7-6		H <sup>2</sup> PAK-6	

## Contents

<b>1</b>	<b>Electrical ratings</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b>	<b>4</b>
2.1	Electrical characteristics (curves)	6
<b>3</b>	<b>Test circuits</b>	<b>8</b>
<b>4</b>	<b>Package mechanical data</b>	<b>9</b>
4.1	H <sup>2</sup> PAK-2, STH315N10F7-2	10
4.2	H <sup>2</sup> PAK-6, STH315N10F7-6	13
<b>5</b>	<b>Packaging mechanical data</b>	<b>16</b>
<b>6</b>	<b>Revision history</b>	<b>18</b>

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	100	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	180	A
$I_D^{(1)}$	Drain current (continuous) at $T_C=100^\circ\text{C}$	120	A
$I_{DM}^{(2)}$	Drain current (pulsed)	720	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	315	W
	Derating factor	2.1	W/ $^\circ\text{C}$
$E_{AS}^{(3)}$	Single pulse avalanche energy ( $T_J = 25^\circ\text{C}$ , $L=0.55\text{ mH}$ , $I_{as}= 65\text{ A}$ )	1	J
$T_j$ $T_{stg}$	Operating junction temperature storage temperature	- 55 to 175	$^\circ\text{C}$

1. Current limited by package.
2. Pulse width limited by safe operating area.
3. Starting  $T_J=25^\circ\text{C}$ ,  $I_D=60\text{ A}$ ,  $V_{DD}=50\text{ V}$

**Table 3. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	0.48	$^\circ\text{C/W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb max	35	$^\circ\text{C/W}$

1. When mounted on 1 inch<sup>2</sup> FR-4 board, 2oz Cu

## 2 Electrical characteristics

( $T_{CASE} = 25^\circ\text{C}$  unless otherwise specified).

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0, I_D = 250 \mu\text{A}$	100			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0, V_{DS} = 100 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0, V_{DS} = 100 \text{ V}, T_C = 125^\circ\text{C}$			100	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0, V_{GS} = 20 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2.5	3.5	4.5	V
$R_{DS(\text{on})}$	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 60 \text{ A}$		2.1	2.3	$\text{m}\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{GS} = 0, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	-	12800	-	pF
$C_{oss}$	Output capacitance		-	3500	-	pF
$C_{rss}$	Reverse transfer capacitance		-	170	-	pF
$Q_g$	Total gate charge	$V_{DD} = 50 \text{ V}, I_D = 180 \text{ A}, V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 14</a> )	-	180	-	nC
$Q_{gs}$	Gate-source charge		-	78	-	nC
$Q_{gd}$	Gate-drain charge		-	34	-	nC

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 50 \text{ V}, I_D = 90 \text{ A}$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 13</a> , <a href="#">Figure 18</a> )	-	62	-	ns
$t_r$	Rise time		-	108	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	148	-	ns
$t_f$	Fall time		-	40	-	ns

**Table 7. Source drain diode**


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		180	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		720	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=60\text{ A}, V_{GS}=0$	-		1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD}=180\text{ A},$ $di/dt = 100\text{ A}/\mu\text{s},$ $V_{DD}=80\text{ V}, T_j=150^\circ\text{C}$ (see <i>Figure 15</i> )	-	85		ns
$Q_{rr}$	Reverse recovery charge		-	200		nC
$I_{RRM}$	Reverse recovery current		-	4.7		A

1. Pulse width limited by safe operating area.


2. Pulse duration = 300μs, duty cycle 1.5%

## 2.1 Electrical characteristics (curves)


**Figure 2. Safe operating area**




**Figure 3. Thermal impedance**




#### **Figure 4. Output characteristics**




**Figure 5. Transfer characteristics**








**Figure 6. Gate charge vs gate-source voltage**




**Figure 7. Static drain-source on-resistance**




**Figure 8. Normalized  $V_{(BR)DSS}$  vs temperature****Figure 9. Capacitance variations****Figure 10. Source-drain diode forward characteristics****Figure 11. Normalized gate threshold voltage vs temperature****Figure 12. Normalized on-resistance vs temperature**

### 3 Test circuits


**Figure 13. Switching times test circuit for resistive load**




**Figure 14. Gate charge test circuit**




**Figure 15. Test circuit for inductive load switching and diode recovery times**




**Figure 16. Unclamped inductive load test circuit**



**Figure 17. Unclamped inductive waveform**



**Figure 18. Switching time waveform**




## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.


## 4.1 H<sup>2</sup>PAK-2, STH315N10F7-2

Figure 19. H<sup>2</sup>PAK-2 drawing




**Table 8. H<sup>2</sup>PAK-2 mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.30		4.80
A1	0.03		0.20
C	1.17		1.37
e	4.98		5.18
E	0.50		0.90
F	0.78		0.85
H	10.00		10.40
H1	7.40		7.80
L	15.30		15.80
L1	1.27		1.40
L2	4.93		5.23
L3	6.85		7.25
L4	1.5		1.7
M	2.6		2.9
R	0.20		0.60
V	0°		8°

**Figure 20. H<sup>2</sup>PAK-2 recommended footprint (dimensions are in mm)**


## 4.2 H<sup>2</sup>PAK-6, STH315N10F7-6

Figure 21. H<sup>2</sup>PAK-6 drawing




**Table 9. H<sup>2</sup>PAK-6 mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.30		4.80
A1	0.03		0.20
C	1.17		1.37
e	2.34		2.74
e1	4.88		5.28
e2	7.42		7.82
E	0.45		0.60
F	0.50		0.70
H	10.00		10.40
H1	7.40		7.80
L	14.75		15.25
L1	1.27		1.40
L2	4.35		4.95
L3	6.85		7.25
L4	1.5		1.75
M	1.90		2.50
R	0.20		0.60
V	0°		8°

**Figure 22. H<sup>2</sup>PAK-6 recommended footprint (dimensions are in mm)**


## 5 Packaging mechanical data

Figure 23. Tape



**Table 10. Tape and reel mechanical data**

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	10.5	10.7	A		330
B0	15.7	15.9	B	1.5	
D	1.5	1.6	C	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	T		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base qty		1000
P2	1.9	2.1	Bulk qty		1000
R	50				
T	0.25	0.35			
W	23.7	24.3			

**Figure 24. Reel**

## 6 Revision history

Table 11. Document revision history

Date	Revision	Changes
02-Aug-2013	1	Initial release.
03-Sep-2013	2	<ul style="list-style-type: none"><li>– Modified: <a href="#">Table 1</a>, <math>R_{DS(on)}</math> typical value in <a href="#">Table 4</a></li><li>– Minor text changes</li></ul>
27-May-2014	3	<ul style="list-style-type: none"><li>– Modified: title and <a href="#">Features</a> in cover page</li><li>– Updated: <a href="#">Section 4: Package mechanical data</a></li><li>– Minor text changes</li></ul>
12-Sep-2014	4	<ul style="list-style-type: none"><li>– Modified: title, features and description in cover page.</li></ul>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved