imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Intelligent Power Module (IPM) 600 V, 15 A

Overview

This "Inverter IPM" is highly integrated device containing all High Voltage (HV) control from HV-DC to 3-phase outputs in a single small SIP module. Output stage uses IGBT / FRD technology and implements Under Voltage Protection (UVP) and Over Current Protection (OCP) with a Fault Detection output flag. Internal Boost diodes are provided for high side gate boost drive.

Function

- Single control power supply due to Internal bootstrap circuit for high side pre-driver circuit
- All control inputs and status outputs are at low voltage levels directly compatible with microcontrollers.
- A single power supply drive is enabled through the use of bootstrap circuits for upper power supplies
- Built-in dead-time for shoot-thru protection
- Having open emitter output for low side IGBTs; individual shunt resistor per phase for OCP
- Externally accessible embedded thermistor for substrate temperature measurement
- Shutdown function 'ITRIP' to disable all operations of the 6 phase output stage by external input

Certification

• UL1557 (File number : E339285)

Specifications

Absolute Maximum Ratings at Tc = 25°C

| Parameter | Symbol | Remarks | | Ratings | Unit |
|----------------------------|-----------------|--|------|-------------------------|------|
| Supply voltage | V _{CC} | V+ to U-, V-, W-, surge < 500 V | *1 | 450 | V |
| Collector-emitter voltage | V _{CE} | V+ to U, V, W or U, V, W, to U-, V-, W- | | 600 | V |
| Output current | lo | V+,U-,V-,W-,U,V,W terminal current | | ±15 | А |
| Output current | 10 | V+,U-,V-,W-,U,V,W terminal current, Tc = 100 | O∘C | ±8 | Α |
| Output peak current | lop | V+,U-,V-,W-,U,V,W terminal current, P.W. = " | 1 ms | ±30 | Α |
| Pre-driver voltage | VD1, 2, 3, 4 | VB1 to U, VB2 to V, VB3 to W, VDD to VSS | *2 | 20 | V |
| Input signal voltage | VIN | HIN1, 2, 3, LIN1, 2, 3 | | –0.3 to V _{DD} | V |
| FLTEN terminal voltage | VFLTEN | FLTEN terminal | | –0.3 to V _{DD} | V |
| Maximum power dissipation | Pd | IGBT per 1 channel | | 35 | W |
| Junction temperature | Tj | IGBT, FRD, Pre-Driver IC | | 150 | °C |
| Storage temperature | Tstg | | | -40 to +125 | °C |
| Operating case temperature | Тс | IPM case | | -40 to +100 | °C |
| Tightening torque | | A screw part | *3 | 0.9 | Nm |
| Withstand voltage | Vis | 50 Hz sine wave AC 1 minute | *4 | 2000 | VRMS |

Reference voltage is "VSS" terminal voltage unless otherwise specified.

*1 : Surge voltage developed by the switching operation due to the wiring inductance between + and U- (V-, W-) terminal.

*2 : VD1 = VB1 to U, VD2 = VB2 to V, VD3 = VB3 to W, VD4 = V_{DD} to V_{SS} terminal voltage.

*3 : Flatness of the heat-sink should be less than -50μ m to $+100\mu$ m.

*4 : Test conditions : AC 2500 V, 1 second

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

ORDERING INFORMATION


See detailed ordering and shipping information on page 15 of this data sheet.



ON Semiconductor®

www.onsemi.com

PACKAGE PICTURE



SIP29 56x21.8

Test Unit Parameter Symbol Conditions Min Тур Max circuit Power output section V_{CE} = 600 V Collector-emitter cut-off current ICE 100 μA --Fig.1 IR(BD) VR(BD) = 600 V 100 Bootstrap diode reverse current -_ μA lc = 15 A, Tj = 25°C 1.7 2.4 -V_{CE}(SAT) v Collector to emitter saturation voltage Fig.2 1.4 Ic = 8 A, Tj = 100°C -_ 1.9 2.6 IF = –15 A, Tj = 25°C _ ٧F v Diode forward voltage Fig.3 IF = -8 A, Tj = 100°C -1.4 θj-c(T) IGBT --3.5 Junction to case thermal resistance °C/W _ θj-c(D) FWD 5 _ _ Control (Pre-driver) section VD1, 2, 3 = 15 V 0.08 0.4 _ ID Pre-driver power dissipation Fig.4 mΑ VD4 = 15 V 4 1.6 Vin H 2.5 v High level Input voltage HIN1, HIN2, HIN3, -LIN1, LIN2, LIN3 to VSS Vin L -0.8 V Low level Input voltage _ _ Logic 1 input leakage current I_{IN+} VIN = +3.3 V _ 100 143 μA _ VIN = 0 V Logic 0 input leakage current ---2 μA I_{IN-} FLTEN terminal sink current loSD FAULT : ON / VFLTEN = 0.1 V _ _ 2 mΑ From time fault condition clear FLTCLR FLTEN clearance delay time -1.55 1.9 2.25 ms VEN+ VEN rising -_ -2.5 V FLTEN Threshold VEN-VEN falling 0.8 _ V _ _ ITRIP threshold voltage VITRIP ITRIP(16) to VSS(29) 0.44 0.49 0.54 V _ ITRIP to shutdown propagation delay 340 550 800 ns t_{ITRIP} ITRIP blanking time 350 250 t_{ITRIPBL} _ ns V_{CC} and V_{BS} supply undervoltage V_{CCUV+} 10.5 11.1 11.7 V _ protection reset V_{BSUV1} V_{CC} and V_{BS} supply undervoltage V_{CCUV-} 10.3 10.9 11.5 ٧ protection set V_{BSUV}. V_{CC} and V_{BS} supply undervoltage V_{CCUVH} ٧ 0.14 0.2 _ _ hysteresis VBSUVH Thermistor for substrate temperature Resistance between Rt kΩ _ 42.3 47 51.7 Monitor TH(27) and VSS(29)

Electrical Characteristics at Tc = 25°C, VD1, VD2, VD3, VD4 = 15 V

Reference voltage is "VSS" terminal voltage unless otherwise specified.

| Parameter | Symbol | Conditions | Test circuit | Min | Тур | Max | Unit |
|------------------------------------|--------|--|-----------------|--------------|------|------------|------|
| Switching Character | | | | | | | |
| Switching time | t ON | lo = 15 A | | - | 0.45 | - | |
| Switching time | t OFF | Inductive load | Fig.5 | - | 0.55 | - | μs |
| Turn-on switching loss | Eon | lo = 15 A, V ⁺ = 300 V, | | - | 410 | - | μJ |
| Turn-off switching loss | Eoff | V _{DD} = 15 V, L = 3.9 mH | Fig.5 | - | 390 | - | μJ |
| Total switching loss | Etot | Tc = 25°C | | - | 800 | - | μJ |
| Turn-on switching loss | Eon | $I_0 = 8 A, V^+ = 300 V,$ | Fig.5 | - | 270 | - | μJ |
| Turn-off switching loss | Eoff | V _{DD} = 15 V, L = 3.9 mH | | - | 280 | - | μJ |
| Total switching loss | Etot | Tc = 100°C | | - | 550 | - | μJ |
| Diode reverse recovery energy | Erec | $I_o = 8 \text{ A}, \text{ V}^+ = 400 \text{ V}, \text{ V}_{DD} = 15 \text{ V},$ | - | - | 12 | - | μJ |
| Diode reverse recovery time | Trr | L=3.9mH, Tc=100°C | - | - | 54 | - | ns |
| Reverse bias safe operating area | RBSOA | lo = 30 A, V _{CE} = 450 V | - | Full square- | | <u>;</u> - | - |
| Short circuit safe operating area | SCSOA | V _{CE} = 400 V, Tc = 100°C | - | 4 | - | - | μs |
| Allowable offset voltage slew rate | dv/dt | Between U(V,W) to U-(V-,W-) | - | -50 | - | 50 | V/ns |

'SS


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Notes

- 1. The pre-drive power supply low voltage protection has approximately 200 mV of hysteresis and operates as follows.
 - The gate is turned off and will return to regular operation when recovering to the normal voltage, but the latch will Upper side : continue till the input signal will turn 'low'.
 - Lower side : The gate is turned off and will automatically reset when recovering to normal voltage. It does not depend on input signal voltage.
- 2. When assembling the IPM on the heat sink the tightening torque range is 0.6 Nm to 0.9 Nm.
- 3. The pre-drive low voltage protection protects the device when the pre-drive supply voltage falls due to an operating malfunction.
- 4. When use the over-current protection with external shunt resistor, please set the current protection level to be equal to or less than the rating of output peak current (lop).

Module Pin-Out Description

| Pin | Name | Description |
|-----|--------|---|
| 1 | VB3 | High Side Floating Supply Voltage 3 |
| 2 | W, VS3 | Output 3 - High Side Floating Supply Offset Voltage |
| 3 | - | Without pin |
| 4 | - | Without pin |
| 5 | VB2 | High Side Floating Supply voltage 2 |
| 6 | V,VS2 | Output 2 - High Side Floating Supply Offset Voltage |
| 7 | - | Without pin |
| 8 | - | Without pin |
| 9 | VB1 | High Side Floating Supply voltage 1 |
| 10 | U,VS1 | Output 1 - High Side Floating Supply Offset Voltage |
| 11 | - | Without pin |
| 12 | - | Without pin |
| 13 | V+ | Positive Bus Input Voltage |
| 14 | - | Without pin |
| 15 | - | Without pin |
| 16 | ITRIP | Current protection pin |
| 17 | U- | Low Side Emitter Connection - Phase U |
| 18 | FLTEN | Enable input / Fault output |
| 19 | V- | Low Side Emitter Connection - Phase V |
| 20 | HIN1 | Logic Input High Side Gate Driver - Phase U |
| 21 | W- | Low Side Emitter Connection - Phase W |
| 22 | HIN2 | Logic Input High Side Gate Driver - Phase V |
| 23 | HIN3 | Logic Input High Side Gate Driver - Phase W |
| 24 | LIN1 | Logic Input Low Side Gate Driver - Phase U |
| 25 | LIN2 | Logic Input Low Side Gate Driver - Phase V |
| 26 | LIN3 | Logic Input Low Side Gate Driver - Phase W |
| 27 | ТН | Thermistor output |
| 28 | VDD | +15 V Main Supply |
| 29 | VSS | Negative Main Supply |



Test Circuit

The tested phase : U+ shows the upper side of the U phase and U- shows the lower side of the U phase.


■ I_{CE} / IR(BD)

Ν

| | U+ | V+ | W+ | U- | V- | W- |
|---|------|------|-----|-------|----|----|
| M | 13 | 13 | 13 | 10 | 6 | 2 |
| N | 10 | 6 | 2 | 17 | 19 | 21 |
| | | | | | _ | |
| | U(BD |) V(| BD) | W(BD) | | |
| М | 9 | | 5 | 1 | | |

29

29



■ V_{CE}(SAT) (Test by pulse)

29

| | U+ | V+ | W+ | U- | V- | W- |
|---|----|----|----|----|----|----|
| M | 13 | 13 | 13 | 10 | 6 | 2 |
| N | 10 | 6 | 2 | 17 | 19 | 21 |
| m | 20 | 22 | 23 | 24 | 25 | 26 |




Fig.2

VF (Test by pulse)

| | U+ | V+ | W+ | U- | V- | W- |
|---|----|----|----|----|----|----|
| М | 13 | 13 | 13 | 10 | 6 | 2 |
| N | 10 | 6 | 2 | 17 | 19 | 21 |




Fig.3

ID

| | VD1 | VD2 | VD3 | VD4 |
|---|-----|-----|-----|-----|
| М | 9 | 5 | 1 | 28 |
| N | 10 | 6 | 2 | 29 |






Fig.4


Switching time (The circuit is a representative example of the lower side U phase.)



RB-SOA (The circuit is a representative example of the lower side U phase.)




Input / Output Timing Chart



<u>Notes</u>

- *1 : Shows the prevention of shoot-thru via control logic, however, more dead time must be added to account for switching delay externally.
- *2 : When V_{DD} decreases all gate output signals will go low and cut off all 6 IGBT outputs. When V_{DD} rises the operation will resume immediately.
- *3 : When the upper side voltage at VB1, VB2 and VB3 drops only the corresponding upper side output is turned off. The outputs return to normal operation immediately after the upper side gate voltage rises.
- *4 : When VITRIP exceeds threshold all IGBT's are turned off and normal operation resumes 2 ms (typ) after over current condition is removed.



| FLTEN | Itrip | HIN1,2,3 | LIN1,2,3 | U,V,W |
|-------|-------|----------|----------|-------|
| 1 | 0 | 1 | 0 | Vbus |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | Off |
| 1 | 0 | 1 | 1 | Off |
| 1 | 1 | Х | Х | Off |
| 0 | х | Х | Х | Off |

Fig. 8

Sample Application Circuit




Fig. 9

Recommended Operating Condition at Tc = 25°C

| Item | Symbol | Conditions | | Min | Тур | Max | Unit |
|-----------------------------|-----------|------------------------------------|----|------|-----|------|------|
| Supply voltage | Vcc | V+ to U-(V-,W-) | | 0 | 280 | 450 | V |
| Pre-driver | VD1, 2, 3 | VB1 to U, VB2 to V, VB3 to W | | 12.5 | 15 | 17.5 | |
| supply voltage | VD4 | V _{DD} to V _{SS} | *1 | 13.5 | 15 | 16.5 | V |
| ON-state input voltage | VIN(ON) | HIN1, HIN2, HIN3, | | 3.0 | - | 5.0 | |
| OFF-state input voltage | VIN(OFF) | LIN1, LIN2, LIN3 | | 0 | - | 0.3 | V |
| PWM frequency | fPWM | | | 1 | - | 20 | kHz |
| Dead time | DT | Turn-off to turn-on (external) | | 0.5 | - | - | μs |
| Allowable input pulse width | PWIN | ON and OFF | | 1 | - | - | μs |
| Tightening torque | | 'M3' type screw | | 0.6 | - | 0.9 | Nm |

*1 : Pre-drive power supply (VD4 = 15 ± 1.5 V) must have the capacity of Io = 20 mA (DC), 0.5 A (Peak).

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Usage Precaution

1. This IPM includes internal bootstrap diode and resistor. By adding a bootstrap capacitor "CB", a high side drive voltage is generated; each phase requires an individual bootstrap capacitor. The recommended value of CB is in the range of 1 to 47 μ F, however, this value needs to be verified prior to production. If selecting the capacitance more than 47 μ F (±20%), connect a resistor (about 20 Ω) in series between each 3-phase upper side power supply terminals (VB1, 2, 3) and each bootstrap capacitor.

When not using the bootstrap circuit, each upper side pre-drive power supply requires an external independent power supply.

- It is essential that wirning length between terminals in the snubber circuit be kept as short as possible to reduce the effect of surge voltages. Recommended value of "CS" is in the range of 0.1 to 10 μF.
- 3. The "FLTEN" terminal (Pin 18) is I/O terminal; Fault output / Enable input. It is used to indicate an internal fault condition of the module and also can be used to disable the module operation.
- 4. Inside the IPM, a thermistor used as the temperature monitor for internal subatrate is connected between V_{SS} terminal and TH terminal, therefore, an external pull up resistor connected between the TH terminal and an external power supply should be used. The temperature monitor example application is as follows, please refer the Fig.10, and Fig.11 below.
- 5. The pull-down resistor (: 33 k Ω (typ)) is connected with the inside of the signal input terminal, but please connect the pull-down resistor(about 2.2 to 3.3 k Ω) outside to decrease the influence of the noise by wiring etc.
- 6. As protection of IPM to the unusual current by a short circuit etc., it recommends installing shunt resistors and an over-current protection circuit outside. Moreover, for safety, a fuse on Vcc line is recommended.
- 7. Disconnection of terminals U, V, or W during normal motor operation will cause damage to IPM, use caution with this connection.
- 8. The "ITRIP" terminal (Pin 16) is the input terminal to shut down. When VITRIP exceeds threshold (0.44 V to 0.54 V) all IGBT's are turned off. And normal operation resumes 2 ms (typ) after over current condition is removed. Therefore, please turn all the input signals off (Low) in case of detecting error at the "FLTEN" terminal.
- 9. When input pulse width is less than 1 µs, an output may not react to the pulse. (Both ON signal and OFF signal)
 - This data shows the example of the application circuit and does not guarantee a design as the mass production set.

The characteristic of thermistor

| Parameter | Symbol | Condition | Min | Тур. | Max | Unit |
|-------------------------|------------------|-----------|------|------|------|------|
| Resistance | R ₂₅ | T = 25°C | 44.6 | 47.0 | 49.4 | kΩ |
| Resistance | R ₁₂₅ | T = 125°C | 1.28 | 1.41 | 1.53 | kΩ |
| B-Constant (25 to 50°C) | В | | 4010 | 4050 | 4091 | K |
| Temperature Range | | | -40 | | +125 | °C |




Fig. 10 Variation of thermistor resistance with temperature




Fig. 11 Variation of temperature sense voltage with thermistor temperature

Maximum Phase current




Fig. 12 Maximum sinusoidal phase current as function of switching frequency At Tc = 100°C, V_{CC} = 300 V

Switching waveform




Fig. 13 IGBT Turn-on. Typical turn-on waveform at Tc = 100°C, V_{CC} = 300 V, Ic = 15 A




Fig. 14 IGBT Turn-off. Typical turn-off waveform Tc = 100° C, V_{CC} = 300 V, Ic = 15 A

CB capacitor value calculation for bootstrap circuit

Calculate condition

| Item | Symbol | Value | Unit |
|--|---------|-------|------|
| Upper side power supply | VBS | 15 | V |
| Total gate charge of output power IGBT at 15 V | Qg | 132 | nC |
| Upper side power supply low voltage protection | UVLO | 12 | V |
| Upper side power dissipation | IDmax | 400 | μA |
| ON time required for CB voltage to fall from 15V to UVLO | Ton-max | - | S |

Capacitance calculation formula

CB must not be discharged below to the upper limit of the UVLO - the maximum allowable on-time (Ton-max) of the upper side is calculated as follows:

 $\label{eq:VBS} \begin{array}{l} \mathsf{VBS} \times \mathsf{CB} - \mathsf{Qg} - \mathsf{IDmax} \times \mathsf{Ton}\mathsf{-max} = \mathsf{UVLO} \times \mathsf{CB} \\ \mathsf{CB} = (\mathsf{Qg} + \mathsf{IDmax} \times \mathsf{Ton}\mathsf{-max}) \, / \, (\mathsf{VBS} - \mathsf{UVLO}) \end{array}$

The relationship between Ton-max and CB becomes as follows. CB is recommended to be approximately 3 times the value calculated above. The recommended value of CB is in the range of 1 to 47 μ F, however, the value needs to be verified prior to production.






Fig. 15 Ton-max vs CB characteristic


PACKAGE DIMENSIONS unit : mm

SIP29 56x21.8 CASE 127BW ISSUE O





missing pin : 3,4,7,8,11,12,14,15



ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
|---------------|----------------------------|--------------------------|
| STK554U392A-E | SIP29 56x21.8 (Pb-Free) | 8 / Tube |

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising ou