

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Thick-Film Hybrid IC

# 2-phase Stepper Motor Driver

http://onsemi.com

### **Overview**

The STK672-640CN-E is a hybrid IC for use as a unipolar, 2-phase stepper motor driver with PWM current control.

### **Applications**

• Office photocopiers, printers, etc.

### **Features**

- Built-in motor terminal open detection function(output current OFF). There is a terminal to coordinate motor terminal open detection current.
- Built-in overcurrent detection function, overheat detection function (output current OFF).
- FAULT1 signal (active low) is output when any of motor terminal open, overcurrent or overheat is detected. The FAULT2 signal is used to output the result of activation of protection circuit detection at 3 levels.
- Built-in power on reset function.
- The motor speed is controlled by the frequency of an external clock signal.
- 2 phase or 1-2 phase excitation switching function.
- Using either or both edges of the clock signal switching function.
- •Phase is maintained even when the excitation mode is switched.
- Rotational direction switching function.
- Supports schmitt input for 2.5V high level input.
- Incorporating a current detection resistor (0.089Ω: resistor tolerance ±2%), motor current can be set using two external resistors.
- The ENABLE pin can be used to cut output current while maintaining the excitation mode.
- With a wide current setting range, power consumption can be reduced during standby.
- No motor sound is generated during hold mode due to external excitation current control.
- Supports compatible pins with STK672-630CN-E.

### **Specifications**

### **Absolute Maximum Ratings** at Tc = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	V <sub>CC</sub> max	ENABLE=GND	50	V
Maximum supply voltage 2	V <sub>DD</sub> max	No signal	-0.3 to 6.0	V
Input voltage	Vin max	Logic input pins	-0.3 to 6.0	V
Output current 1	IOP max	10μs 1 pulse (resistance load)	20	Α
Output current 2	IOH max1	V <sub>DD</sub> = 5V, CLOCK ≥ 200Hz	4.0	Α
Output current 3	IOH max2	V <sub>DD</sub> = 5V, CLOCK ≥ 200Hz, V <sub>CC</sub> ≤29V	4.5	Α
Output current 4	IOF max	16pin Output current	10	mA
Allowable power dissipation 1	PdMF max	With an arbitrarily large heat sink. Per MOSFET	8.3	W
Allowable power dissipation 2	PdPK max	No heat sink	3.1	W
Operating substrate temperature	Tcmax		105	°C
Junction temperature	Tjmax		150	°C
Storage temperature	Tstg		-40 to 125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### ORDERING INFORMATION

See detailed ordering and shipping information on page 31 of this data sheet.

### Allowable Operating Ranges at Tc=25°C

Parameter	Symbol	Conditions	Ratings	unit
Operating supply voltage 1	V <sub>CC</sub>	With signals applied	0 to 46	V
Operating supply voltage 2	$V_{DD}$	With signals applied	5±5%	V
Input high voltage	V <sub>IH</sub>	Pins 10, 12, 13, 14, 15, 17, V <sub>DD</sub> =5±5%	2.5 to V <sub>DD</sub>	V
Input low voltage	V <sub>IL</sub>	Pins 10, 12, 13, 14, 15, 17, V <sub>DD</sub> =5±5%	0 to 0.8	V
Output current 1	I <sub>OH</sub> 1	Tc=105°C, CLOCK≥200Hz, Continuous operation, duty=100%		А
Output current 2	I <sub>OH</sub> 2	Tc=80°C, CLOCK≥200Hz, Continuous operation, duty=100%, See the motor current (I <sub>OH</sub> ) derating curve	3.3	A
Output current 3	I <sub>OH</sub> 3	Tc=105°C, CLOCK≥200Hz, V <sub>CC</sub> ≤29V Continuous operation, duty=100% See the motor current (I <sub>OH</sub> ) derating curve	3.5	А
Output current 4	I <sub>OH</sub> 4	Tc=80°C, CLOCK≥200Hz, V <sub>CC</sub> ≤29V Continuous operation, duty=100%, See the motor current (I <sub>OH</sub> ) derating curve	3.8	А
CLOCK frequency	f <sub>CL</sub>	Minimum pulse width: at least 10μs	0 to 50	kHz
Recommended operating substrate temperature	Tc	No condensation	0 to 105	°C
Recommended Vref range	Vref	Tc=105°C	0.14 to 1.31	V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.


# Electrical Characteristics at Tc=25°C, V<sub>CC</sub>=24V, V<sub>DD</sub>=5.0V \*1

Parameter		Symbol	Conditions	min	typ	max	unit
V <sub>DD</sub> supply current		lcco	Pin 9 current, ENABLE=Low		5.0	8.0	mA
Output average current *2		loave	R/L=1Ω/0.62mH in each phase	0.519	0.625	0.731	Α
FET diode forward voltage		Vdf	f If=1A (R <sub>L</sub> =23Ω)		0.83	1.5	V
Output satu	ration voltage	Vsat	R <sub>L</sub> =23Ω		0.20	0.33	٧
	Input high voltage	V <sub>IH</sub>	Pins 10, 12, 13, 14, 15, 17	2.5		$V_{DD}$	V
Control	Input low voltage	V <sub>IL</sub>	Pins 10, 12, 13, 14, 15, 17	-0.3		0.8	V
Input pin	5V level input current	lILH	Pins 10, 12, 13, 14, 15, 17=5V		50	75	μА
	GND level input current	IILL	Pins 10, 12, 13, 14, 15, 17=GND			10	μА
FAULT 1	FAULT 1 Output low voltage V <sub>OLF</sub> Pin 16 (I <sub>O</sub> =5mA)		Pin 16 (I <sub>O</sub> =5mA)		0.25	0.5	V
pin					10	μА	
	FAULT2 opened motor pin detection output voltage	V <sub>OF</sub> 1		0.0	0.01	0.2	
FAULT 2 pin	FAULT2 Overcurrent detection output voltage	V <sub>OF</sub> 2	Pin 8 (when all protection functions have been activated)	2.4	2.5	2.6	٧
	FAULT2 Overheat detection output voltage	V <sub>OF</sub> 3		3.1	3.2	3.5	
Vref input bias current		I <sub>IB</sub>	Pin 19 =1.0V	_	_	1	μΑ
PWM frequency		fc		29	45	61	kHz
Overheat detection temperature		TSD	Design guarantee		144		°C
Drain-source cut-off current		IDSS	V <sub>DS</sub> =100V, Pins 2, 6, 9, 18=GND			1	μА

### Notes

- \*1: A fixed-voltage power supply must be used.
- \*2: The value for Ioave assumes that the lead frame of the product is soldered to the mounting circuit board.
- \*3: Maximum value of operating supply voltage 1 (Vcc) can not supply to STK672-6\*\* series, depending on motor current value. Refer to "8. Other usage notes" of Technical data.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



Derating Curve of Motor Current, IOH, vs. STK672-640CN-E Operating Substrate Temperature, Tc


### Notes

• The current range given above represents conditions when output voltage is not in the avalanche state.

Operation substrate temperature Tc °C


- If the output voltage is in the avalanche state, see the allowable avalanche energy for STK672-6\*\* series hybrid ICs given in a separate document.
- The operating substrate temperature, Tc, given above is measured while the motor is operating. Because Tc varies depending on the ambient temperature, Ta, the value of I<sub>OH</sub>, and the continuous or intermittent operation of I<sub>OH</sub>, always verify this value using an actual set.
- The Tc temperature should be checked in the center of the metal surface of the product package.

# **Block Diagram**




# **Measurement Circuit**


(The terminal which is not appointed is open. The measurement circuit of STK672-630CN-E is the same as STK672-640CN-E.)




### 2. IILF,IILH,IILL,IIB




### 3. Vsat



# 4. Icco, loave, fc, VOLF



# **Sample Application Circuit**



### **Precautions**

### [GND wiring]

• To reduce noise on the 5V/24V system, be sure to place the GND of C01 in the circuit given above as close as possible to Pin 2 and Pin 6 of the hybrid IC.

In addition, in order to set the current accurately, the GND side of RO2 of Vref must be connected to the shared ground terminal used by the Pin P.G1 and P.G2.


### [Input pins]

- If V<sub>DD</sub> is being applied, use care that each input pin does not apply a negative voltage less than -0.3V to P. GND, Pin 2,6. Measures must also be taken so that a voltage equal to or greater than V<sub>DD</sub> is not input.
- Do not wire by connecting the circuit pattern on the P.C.B side to N.C Pins. shown in the internal block diagram.
- Apply 2.5V high level input to pins 10, 12, 13, 14, 15, and 17.
- Since the input pins do not have built-in pull-up resistors, when the open-collector type pins 10, 12, 13, 14, 15, and 17 are used as inputs, a 1 to  $20k\Omega$  pull-up resistor (to  $V_{DD}$ ) must be used.

At this time, use a device for the open collector driver that has output current specifications that pull the voltage down to less than 0.8V at Low level (less than 0.8V at Low level when IOL=5mA).

# [Current setting Vref]

Considering the specifications for the Vref input bias current IIB, we recommend a value  $1k\Omega$  or less for R02. If the motor current is temporarily reduced, the circuit given below(STK672-640CN-E:  $I_{OH}>0.3A$ ) is recommended.



### [Setting the motor current]

The motor current, IOH, is set using the Pin 19 voltage, Vref, of the hybrid IC.


Equations related to IOH and Vref are given below.

$$Vref \approx (RO2 \div (RO2+RO1)) \times V_{DD}(5V)$$

$$I_{OH} \approx (Vref \div 4.9) \div Rs$$
(1)

The value of 4.9 in Equation (2) above represents the Vref voltage as divided by a circuit inside the control IC.

 $Rs: 0.089\Omega$  (Current detection resistor inside the hybrid IC)



### **Input Pin Functions**

Pin Name	Pin No.	Function	Input Conditions When Operating		
CLOCK	12	Reference clock for motor phase current switching	Operates on the rising edge of the signal (MODE2=H)		
MODE1	10		Low: 2-phase excitation		
		Excitation mode selection	High: 1-2 phase excitation		
MODEO	17	Excitation mode selection	High: Rising edge		
MODE2	17		Low: Rising and falling edge		
CWB	10	Motor direction switching	Low: CW (forward)		
	13		High: CCW (reverse)		
	14	System reset			
RESETB		Initial state of A and BB phase excitation in the timing charts	A reset is applied by a low level		
		is set by switching from low to high.			
	15	The A, AB, B, and BB outputs are turned off, and after			
ENABLE		operation is restored by returning the ENABLE pin to the	The A, AB, B, and BB outputs are turned off by a		
		high level, operation continues with the same excitation	low-level input.		
		timing as before the low-level input.			


# **Output Pin Functions**

		<b>T</b>	
Pin Name	Pin No.	Function	Input Conditions When Operating
FAULT1	16	Monitor pin used when over-current detection or overheat detection function is activated.	Low level is output when detected.
FAULT2	8	The result of activation of protection circuit detection is output.	3 levels output voltage
VrefOP	7	Monitor pin of reference voltage used when opened motor terminal detection.	Normal DC voltage output (typ98mV)


Note: See the timing chart for the concrete details on circuit operation.

# **Timing Charts**


2-phase excitation




# 1-2 phase excitation




# 1-2 phase excitation (CWB)




# 2 phase excitation $\rightarrow$ Switch to 1-2 phase excitation




# 1-2 phase excitation (ENABLE)




# 1-2 phase excitation (Hold operation results during fixed CLOCK)



# 2 phase excitation (MODE 2)




# 1-2 phase excitation (MODE 2)




# **Package Dimensions**

unit : mm

**SIP19 29.2x14.4** CASE 127CF ISSUE O





# STK672-640CN-E **Technical data**

- 1. Input Pins and Functional Overview
- 2. STK672-640CN-E over current detection, thermal shutdown detection.
- 3. STK672-640CN-E Allowable Avalanche Energy
- 4. STK672-640CN-E Internal Loss Calculation
- 5. Thermal Design
- 6. Package Power Loss PdPK Derating Curve for the Ambient Temperature Ta
- 7. Example of Stepper Motor Driver Output Current Path (1-2 phase excitation)
- 8. Other usage notes

### 1. I/O Pins and Functions of the Control Block

### [Pin description]

HIC pin	Pin Name	Function	
10	MODE1	Excitation mode selection	
17	MODE2		
12	CLOCK	External CLOCK (motor rotation instruction)	
13	CWB	Sets the direction of rotation of the motor axis	
14	RESETB	System reset	
15	ENABLE	Motor current OFF	
16	FAULT1	Motor terminal open /Overcurrent /over-heat detection output	
8	FAULT2		
7	VrefOP	Monitor pin of reference voltage used when opened motor terminal detection.	
19	Vref	Current value setting	

### Description of each pin

1-1. [MODE1, MODE2 (Selecting the excitation mode, and selecting one edge or both edges of the CLOCK)] Excitation select mode terminal (7pages of input pin functions for excitation mode selection), selecting the CLOCK input edge(s). Mode setting active timing

MODE1=0: 2-phase excitation MODE2=1: Rising edge of CLOCK MODE1=1: 1-2 phase excitation

MODE2=0: Rising and falling edges of CLOCK

See the timing charts for details on output operation in these modes.

Note: Do not change the mode within 5µs of the input rising or falling edge of the CLOCK signal.

### 1-2.[CLOCK (Phase switching clock)]

Input frequency: DC-20kHz (when using both edges) or DC-50kHz (when using one edge)

Minimum pulse width: 20μs (when using both edges) or 10μs (when using one edge)

Pulse width duty: 40% to 50% (when using both edges)

Both edge, single edge operation

MODE2:1 The excitation phase moves one step at a time at the rising edge of the CLOCK pulse.

MODE2:0 The excitation phase moves alternately one step at a time at the rising and falling edges of the CLOCK pulse.

### 1-3.[CWB (Motor direction setting)]

When CWB=0: The motor rotates in the clockwise direction.

When CWB=1: The motor rotates in the counterclockwise direction.

See the timing charts for details on the operation of the outputs.

Note: Do not allow CWB input to vary during the 6.25µs interval before and after the rising and falling edges of CLOCK input.

### 1-4.[RESETB (System-wide reset)]

The reset signal is formed by the power-on reset function built into the HIC and the RESETB terminal.

When activating the internal circuits of the HIC using the power-on reset signal within the HIC, be sure to connect Pin 14 of the HIC to  $V_{DD}$ .

1-5. [ENABLE (Forcible OFF control of excitation drive output A, AB, B, and BB, and selecting operation/hold status inside the HIC)]

ENABLE=1: Normal operation

When ENABLE=0: Motor current goes OFF, and excitation drive output is forcibly turned OFF.

The system clock inside the HIC stops at this time, with no effect on the HIC even if input pins other than RESET input vary. In addition, since current does not flow to the motor, the motor shaft becomes free.

If the CLOCK signal used for motor rotation suddenly stops, the motor shaft may advance beyond the control position due to inertia. A SLOW DOWN setting where the CLOCK cycle gradually decreases is required in order to stop at the control position.

### 1-6. [FAULT1]

FAULT1 is an open drain output. It outputs low level when any of motor terminal open, overcurrent, or overheat is detected.

### 1-7. [FAULT2]

Output is resistance divided (3 levels) and the type of abnormality detected is converted to the corresponding output voltage.

• Motor terminal open: 10mV (typ)

• Overcurrent: 2.5V (typ)

• Overheat: 3.3V (typ)

Abnormality detection can be released by a RESETB operation or turning VDD voltage on/off.

### 1-8. [VrefOP]

To set the motor current detection circuit operates when pin is open, to monitor the reference voltage VrefOP terminal. It is also possible to set any detectable current by connecting an external pull-up resistor to 5V supply.

### <IOHd by setting pull-up resistor current sensing pin 7 open>

When 7 pins open, VrefOP (typ) is 98mV. In this case, detection current IOHd is expressed as follows.

 $VefOP = I_{OHd} \times Rs$  (Rs: Current detection resistor)

Detection current is 0.7A for the STK672-630CN-E, 1.1A for the STK672-640CN-E motor drivers.

Note: Detective current IOHdX is greatly set when used 5V pulling up resistance.

Reference voltage VrefOPX is calculated as above. Pull-up resistor Rdx by pin 7 is calculated as follows.

$$RdX = (180 \times RTX) \div (180 - RTX)$$

RTX =  $(5.0V - VrefOPX) \div ((1.0588 \times VrefOPX) - 0.0765)$  (RdX and RTX unit is k $\Omega$ )

\*To disable pin open detection, please connect a 5V pull-up resistor of 10k to  $15k\Omega$ .

### 1-9.[Vref (Voltage setting to be used for the current setting reference)]

Input voltage is in the voltage range of 0.14V to 1.31V.


The recommended Vref voltage is 0.14V or higher because the output offset voltage of Vref/4.9 amplifier cannot be controlled down to 0V.

Note: Pin type is analog input configuration.

### 1-10. [Input timing]

The control IC of the driver is equipped with a power on reset function capable of initializing internal IC operations when power is supplied. A 4V typ setting is used for power on reset. Because the specification for the MOSFET gate voltage is  $5V\pm5\%$ , conduction of current to output at the time of power on reset adds electromotive stress to the MOSFET due to lack of gate voltage. To prevent electromotive stress, be sure to set ENABLE=Low while VDD, which is outside the operating supply voltage, is less than 4.75V.


In addition, if the RESETB terminal is used to initialize output timing, be sure to allow at least 10µs until CLOCK input.





ENABLE, CLOCK, and RESETB Signals Input Timing

### 1-11. [Configuration of control block I/O pins]


<Configuration of the MODE1, MODE2, CLOCK, CWB, ENABLE, and RESETB input pins>







The input pins of this driver all use Schmitt input. Typical specifications at Tc=25°C are given below. Hysteresis voltage is 0.3V (VIHa-VILa).




Input voltage specifications are as follows.

V<sub>IH</sub>=2.5Vmin


 $V_{IL}=0.8V_{max}$ 

### <Configuration of the Vref input pin>

# <Configuration of the FAULT output pin>



### <Configuration of the VrefOP output pin>




### 2. Overcurrent detection, overheat detection, and motor terminal open functions

Each detection function operates using a latch system and turns output off. Because a RESET signal is required to restore output operations, once the power supply,  $V_{DD}$ , is turned off, you must either again apply power on reset with  $V_{DD}ON$  or apply a RESETB=High $\rightarrow$ Low $\rightarrow$ High signal.

### 2-1.[Motor terminal open detection]

This hybrid IC is equipped with a function for detecting open output terminals to prevent thermal destruction of the MOSFET due to repeated avalanche operation that occurs when an output terminal connected to the motor is open. The open condition is determined by checking the presence or absence of the flyback current that flows in the motor inductance during the off period of the PWM cycle.

Detection is performed by using the fact that the flyback current does not flow when a motor terminal is open.



When the current level drops, the difference with the GND potential decreases, making detection difficult. The motor current that can be detected by motor terminal open detection is 0.7A for the STK672-630CN-E, 1.1A for the STK672-640CN-E motor drivers

### <Notes on the ENABLE high edge>

When ENABLE changes from low to high and the STK672-6xxCN-E performs constant-current PWM operation that flows a negative current during the  $30\mu$ s period after the high edge, open detection may activate and stop the driver. The motor current setting voltage Vref must be set so that PWM operation is not performed within a period of  $30\mu$ s after the high edge.

If the motor current setup voltage is set for the rated motor current, PWM operation is not performed during this 30µs period after the high edge, so this is not a problem.

In addition, there is no problem with operation that lowers the current setting Vref after the motor rated current is reached as shown in the diagram on the following page.

Whether constant-current PWM operation is performed during the  $30\mu s$  period after the high edge can be judged by substituting the motor L and R values into the formula on the following page.

 $Vref = (R02 \div (R01+R02)) \times 5V \text{ (or } 3.3V)$ 

 $I_{OH}1 = (Vref \div 4.9) \div Rs$   $I_{OH}1$ : Motor current value to be set

 $I_{OH}2=(V_{CC} \div R) \times (1-e^{-tR/L})$   $I_{OH}2$ : Current value 30 $\mu$ s after the ENABLE high edge

⇒ Judgment standard: IOH1>IOH2

R01, R02, 5V (or 3.3V): See the Sample Application Circuit documents.


Rs: Current detection resistance value  $(\Omega)$ 

V<sub>CC</sub>: Motor supply voltage (V)

R: Motor winding resistance ( $\Omega$ )

L: Motor winding inductance (H)

 $\Rightarrow$  There is no problem if the I<sub>OH</sub>2 obtained by substituting t = 30 $\mu$ s and the motor L and R values is smaller than the current setting value I<sub>OH</sub>1.



### <Connection of capacitors between output pins and GND prohibited>


Capacitors must not be connected between the phase A (pin 4), phase AB (pin 5), phase B (pin 3) and phase BB (pin 1) outputs and GND. What happens if capacitors are connected is that open-circuit detection may be triggered by the discharge current of the capacitors when the internal MOSFET is set ON. This current is not an inductance current generated by the motor winding but a capacitor current so a negative current will not flow to the other phase in each pair of phases, possibly causing the driver to shut down.

### <Excessive external noise>

If, when the motor current rises prior to the PWM operation, a spike-shaped current exceeding the Vref-setting current is generated by excessive external noise, for instance, before the current level (0.7A for the STK672-630CN-E, 1.1A for the STK672-640CN-E motor drivers) at which motor pin open-circuiting can be detected is reached, the internal MOSFET is set OFF.

Since the MOSFET has been set OFF before the actual motor current reaches 0.7A (or 1.1A), the level of the negative current subsequently flowing to the other phase in each pair of phases is low, and it may be judged that no negative current is flowing, possibly causing open-circuit detection to be triggered.

During normal constant-current PWM operation, the duration of 5.5µs, which is equivalent to 25% of the initial operation in the PWM period, corresponds to the section where the current is not detected, and this ensures that no current is detected for the linking part of the current that is generated in this section. The no-current detection section is not synchronized at the current rise prior to the PWM operation so when a spike-shaped current exceeding the Vref-setting current is generated, the MOSFET is set OFF at the stage where the level of the actual motor current is low. As a result, the level of the negative current subsequently flowing to the other phase in each pair of phases is low, and it may be judged that no negative current is flowing, possibly causing open-circuit detection to be triggered.




### 2-2.[Overcurrent detection]

This hybrid IC is equipped with a function for detecting overcurrent that arises when the motor burns out or when there is a short between the motor terminals.

Overcurrent detection occurs at 3.5A typ with the STK672-630CN-E, and 5.5A typ with the STK672-640CN-E.

Current when motor terminals are shorted



Overcurrent detection begins after an interval of no detection (a dead time of 5.5µs typ) during the initial ringing part during PWM operations. The no detection interval is a period of time where overcurrent is not detected even if the current exceeds IOH.

### 2-3. [Overheat detection]

Rather than directly detecting the temperature of the semiconductor device, overheat detection detects the temperature of the aluminum substrate (144°C typ).

Within the allowed operating range recommended in the specification manual, if a heat sink attached for the purpose of reducing the operating substrate temperature, Tc, comes loose, the semiconductor can operate without breaking. However, we cannot guarantee operations without breaking in the case of operations other than those recommended, such as operations at a current exceeding I<sub>OH</sub> max that occurs before overcurrent detection is activated.

### 3. Allowable Avalanche Energy Value

### (1) Allowable Range in Avalanche Mode

When driving a 2-phase Stepper motor with constant current chopping using an STK672-6\*\* Series hybrid IC, the waveforms shown in Figure 1 below result for the output current, ID, and voltage, VDS.




Figure 1 Output Current, ID, and Voltage, VDS, Waveforms 1 of the STK672-6\*\* Series when Driving a 2-Phase Motor with Constant Current Chopping

When operations of the MOSFET built into STK672-6\*\* Series ICs is turned off for constant current chopping, the  $I_D$  signal falls like the waveform shown in the figure above. At this time, the output voltage,  $V_{DS}$ , suddenly rises due to electromagnetic induction generated by the motor coil.

In the case of voltage that rises suddenly, voltage is restricted by the MOSFET VDSS. Voltage restriction by VDSS results in a MOSFET avalanche. During avalanche operations, ID flows and the instantaneous energy at this time, EAVL1, is represented by Equation (3-1).

V<sub>DSS</sub>: V units, IAVL: A units, tAVL: sec units

The coefficient 0.5 in Equation (3-1) is a constant required to convert the IAVL triangle wave to a square wave.

During STK672-6\*\* Series operations, the waveforms in the figure above repeat due to the constant current chopping operation. The allowable avalanche energy, EAVL, is therefore represented by Equation (3-2) used to find the average power loss, PAVL, during avalanche mode multiplied by the chopping frequency in Equation (3-1).

For  $V_{DSS}$ , IAVL, and tAVL, be sure to actually operate the STK672-6\*\* Series and substitute values when operations are observed using an oscilloscope.

Ex. If  $V_{DSS}=110V$ , IAVL=1A, tAVL=0.2 $\mu$ s, the result is:  $PAVL=110\times1\times0.5\times0.2\times10^{-6}\times50\times10^{3}=0.55W$ 

V<sub>DSS</sub>=110V is a value actually measured using an oscilloscope.

The allowable loss range for the allowable avalanche energy value, PAVL, is shown in the graph in Figure 3. When examining the avalanche energy, be sure to actually drive a motor and observe the  $I_D$ ,  $V_{DSS}$ , and tAVL waveforms during operation, and then check that the result of calculating Equation (3-2) falls within the allowable range for avalanche operations.

### (2) ID and VDSS Operating Waveforms in Non-avalanche Mode

Although the waveforms during avalanche mode are given in Figure 1, sometimes an avalanche does not result during actual operations.

Factors causing avalanche are listed below.

- Poor coupling of the motor's phase coils (electromagnetic coupling of A phase and AB phase, B phase and BB phase).
- Increase in the lead inductance of the harness caused by the circuit pattern of the board and motor.
- Increases in VDSS, tAVL, and IAVL in Figure 1 due to an increase in the supply voltage from 24V to 36V. If the factors above are negligible, the waveforms shown in Figure 1 become waveforms without avalanche as shown in Figure 2.

Under operations shown in Figure 2, avalanche does not occur and there is no need to consider the allowable loss range of PAVL shown in Figure 3.




Figure 2 Output Current, ID, and Voltage, VDS, Waveforms 2 of the STK672-6\*\* Series when Driving a 2-Phase Stepper Motor with Constant Current Chopping




Figure 3 Allowable Loss Range, PAVL-IOH During STK672-640CN-E Avalanche Operations PAVL-IOH

### Note:

1.5 1 0.5 0 0

The operating conditions given above represent a loss when driving a 2-phase stepper motor with constant current

2

Motor current, IOH A

1

Because it is possible to apply 3.0W or more at I<sub>OH</sub>=0A, be sure to avoid using the MOSFET body diode that is used to drive the motor as a zener diode.

3

4

### 4. Calculating STK672-640CN-E HIC Internal Power Loss

The average internal power loss in each excitation mode of the STK672-640CN-E can be calculated from the following formulas. \*1

Each excitation mode

2-phase excitation mode

 $2PdAVex = (Vsat + Vdf) \times 0.5 \times CLOCK \times I_{OH} \times t2 + 0.5 \times CLOCK \times I_{OH} \times (Vsat \times t1 + Vdf \times t3)$ 

1-2 Phase excitation mode

1-2PdAVex=(Vsat+Vdf) ×0.25×CLOCK×I<sub>OH</sub>×t2+0.25×CLOCK×I<sub>OH</sub>× (Vsat×t1+Vdf×t3)

Motor hold mode

 $HoldPdAVex = (Vsat + Vdf) \times IOH$ 

Vsat: Combined voltage represented by the Ron voltage drop+shunt resistor

Vdf: Combined voltage represented by the MOSFET body diode+shunt resistor \*1


CLOCK: Input CLOCK (CLOCK pin signal frequency)

t1, t2, and t3 represent the waveforms shown in the figure below.

t1: Time required for the winding current to reach the set current (IOH)

t2: Time in the constant current control (PWM) region

t3: Time from end of phase input signal until inverse current regeneration is complete



Motor COM Current Waveform Model

 $t1 = (-L/(R+0.20)) \ln (1-(((R+0.20)/V_{CC}) \times I_{OH}))$ 

 $t3 = (-L/R) \ln ((V_{CC}+0.20)/(I_{OH} \times R + V_{CC}+0.20))$ 

VCC: Motor supply voltage (V)
L: Motor inductance (H)

R : Motor winding resistance  $(\Omega)$ 

IOH : Motor set output current crest value (A)

Relationship of CLOCK, t1, t2, and t3 in each excitation mode

2-phase excitation mode : t2=(2/CLOCK) - (t1+t3)1-2 phase excitation mode : t2=(3/CLOCK) - t1

For the values of Vsat and Vdf, be sure to substitute from Vsat vs I<sub>OH</sub> and Vdf vs I<sub>OH</sub> at the setting current value I<sub>OH</sub>. (See pages to follow)

Then, determine if a heat sink is necessary by comparing with the  $\Delta Tc$  vs Pd graph (see next page) based on the calculated average output loss, HIC.


For heat sink design, be sure to see '5. Thermal Design'.


The HIC average power, PdAVex described above, represents loss when not in avalanche mode.


To add the loss in avalanche mode, be sure to add PAVL using the formula (for average power loss, PAVL, for STK672-6\*\* during avalanche mode, described below to PdAVex described above.)

When using this IC without a fin, always check for temperature increases in the set, because the HIC substrate temperature, Tc, varies due to effects of convection around the HIC.

4-	2. [Calculating the average power loss, PAVL, during avalanche mode]
	The allowable avalanche energy, EAVL, during fixed current chopping operation is represented by Equation (3-2) used
	to find the average power loss, PAVL, during avalanche mode that is calculated by multiplying Equation (3-1) by the
	chopping frequency.
	$PAVL=V_{DSS}\times IAVL\times 0.5\times tAVL\times fc$ (3-2)
	fc: Hz units (fc is set to the PWM frequency of 50kHz.)
	Be sure to actually operate an STK672-6** series and substitute values found when observing operations on an oscilloscope for $V_{DSS}$ , IAVL, and tAVL.
	The sum of PAVL values for each excitation mode is multiplied by the constants given below and added to the average
	internal HIC loss equation, except in the case of 2-phase excitation.
	1-2 excitation mode and higher: PAVL(1)=0.7×PAVL ·····(4-1)
	During 2-phase excitation mode and motor hold: PAVI (1)=1×PAVI(4-2)







### 5. Thermal design

[Operating range in which a heat sink is not used]

Use of a heat sink to lower the operating substrate temperature of the HIC (Hybrid IC) is effective in increasing the quality of the HIC.

The size of heat sink for the HIC varies depending on the magnitude of the average power loss, PdAV, within the HIC. The value of PdAV increases as the output current increases. To calculate PdAV, refer to "Calculating Internal HIC Loss" in the specification document.

Calculate the internal HIC loss, PdAV, assuming repeat operation such as shown in Figure 1 below, since conduction during motor rotation and off time both exist during actual motor operations,




Figure 1 Motor Current Timing

T1: Motor rotation operation time

T2: Motor hold operation time

T3: Motor current off time

T2 may be reduced, depending on the application.

T0: Single repeated motor operating cycle

IO1 and IO2: Motor current peak values

Due to the structure of motor windings, the phase current is a positive and negative current with a pulse form.

Note that figure 1 presents the concepts here, and that the on/off duty of the actual signals will differ.

The hybrid IC internal average power dissipation PdAV can be calculated from the following formula.

PdAV= 
$$(T1\times P1+T2\times P2+T3\times 0) \div TO$$
 ----- (I)  
(Here, P1 is the PdAV for I<sub>O</sub>1 and P2 is the PdAV for I<sub>O</sub>2)

If the value calculated using Equation (I) is 1.5W or less, and the ambient temperature, Ta, is 60°C or less, there is no need to attach a heat sink. Refer to Figure 2 for operating substrate temperature data when no heat sink is used.

[Operating range in which a heat sink is used]

Although a heat sink is attached to lower Tc if PdAV increases, the resulting size can be found using the value of  $\theta$ c-a in Equation (II) below and the graph depicted in Figure 3.

 $\theta c-a = (Tc max-Ta) \div PdAV$  -----(II)

Tc max: Maximum operating substrate temperature =105°C

Ta: HIC ambient temperature

Although a heat sink can be designed based on equations (I) and (II) above, be sure to mount the HIC in a set and confirm that the substrate temperature, Tc, is 105°C or less.

The average HIC power loss, PdAV, described above represents the power loss when there is no avalanche operation. To add the loss during avalanche operations, be sure to add Equation (3-2), "Allowable STK672-6\*\* Avalanche Energy Value", to PdAV.