

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STL65DN3LLH5

Dual N-channel 30 V, 0.0059 Ω 19 A PowerFLAT™(5x6) double island, STripFET™ V Power MOSFET

Features

| Туре | V _{DSS} | R _{DS(on)} max | I _D |
|--------------|------------------|----------------------------|---------------------|
| STL65DN3LLH5 | 30 V | <0.0065 Ω | 19 A ⁽¹⁾ |

- 1. The value is rated according $R_{thj-pcb}$
- \blacksquare R_{DS(on)} * Q_g industry benchmark
- Extremely low on-resistance R_{DS(on)}
- Very low switching gate charge
- High avalanche ruggedness
- Low gate drive power losses



Application

Switching applications

Description

This product utilizes the 5th generation of design rules of ST's proprietary STripFETTM technology. The lowest available $R_{DS(on)}^*Q_g$, in this chip scale package, makes this device suitable for the most demanding DC-DC converter applications, where high power density is to be achieved.

Figure 1. Internal schematic diagram




Table 1. Device summary

| Order code | Marking | Package | Packaging |
|--------------|-----------|----------------------------------|---------------|
| STL65DN3LLH5 | 65DN3LLH5 | PowerFLAT™(5x6) Double island | Tape and reel |

Contents STL65DN3LLH5

Contents

| 1 | Electrical ratings | . 3 |
|---|---|-----|
| 2 | Electrical characteristics | . 4 |
| | 2.1 Electrical characteristics (curves) | . 6 |
| 3 | Test circuits | . 8 |
| 4 | Package mechanical data | . 9 |
| 5 | Revision history | 11 |

STL65DN3LLH5 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|------------------------------------|---|------------|------|
| V _{DS} | Drain-source voltage (V _{GS} = 0) | 30 | V |
| V _{GS} | Gate-source voltage | ± 22 | V |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 25 °C | 65 | Α |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 100 °C | 41 | Α |
| I _D ⁽²⁾ | Drain current (continuous) at T _C = 25 °C | 19 | Α |
| I _D ⁽²⁾ | Drain current (continuous) at T _C =100°C | 11.8 | Α |
| I _{DM} ⁽³⁾ | Drain current (pulsed) | 76 | Α |
| P _{TOT} ⁽¹⁾ | Total dissipation at T _C = 25°C | 60 | W |
| P _{TOT} (2) | Total dissipation at T _C = 25°C | 4 | W |
| | Derating factor | 0.03 | W/°C |
| T _J T _{stg} | Operating junction temperature Storage temperature | -55 to 150 | °C |

^{1.} The value is rated according $R_{\text{thj-c}}$

Table 3. Thermal resistance

| Symbol | Parameter | Value | Unit |
|--------------------------|---|-------|------|
| R _{thj-case} | Thermal resistance junction-case (drain) (steady state) | 2.08 | °C/W |
| R _{thj-pcb} (1) | Thermal resistance junction-ambient | 32 | °C/W |

^{1.} When mounted on FR-4 board of 1inch², 2oz Cu, t < 10 sec

Table 4. Avalanche data

| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AV} | Not-repetitive avalanche current, (pulse width limited by T _J max) | 18.5 | Α |
| E _{AS} | Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AV}$, $V_{DD} = 24$ V) | 270 | mJ |

^{2.} The value is rated according $R_{\mbox{\scriptsize thj-pcb}}$

^{3.} Pulse width limited by safe operating area

Electrical characteristics STL65DN3LLH5

2 Electrical characteristics

 $(T_{CASE}=25^{\circ}C \text{ unless otherwise specified})$

Table 5. On/off states

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|---|---|------|------------------|------------------|--------------------------|
| V _{(BR)DSS} | Drain-source breakdown voltage | $I_D = 250 \ \mu A, \ V_{GS} = 0$ | 30 | | | ٧ |
| I _{DSS} | Zero gate voltage drain current (V _{GS} = 0) | V_{DS} = Max rating, V_{DS} = Max rating @125 °C | | | 1 10 | μ Α μ Α |
| I _{GSS} | Gate body leakage current (V _{DS} = 0) | V _{GS} = ± 22 V | | | ±100 | nA |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 1 | 1.5 | | V |
| R _{DS(on)} | Static drain-source on resistance | V_{GS} = 10 V, I_{D} = 9.5 A V_{GS} = 4.5 V, I_{D} = 9.5 A | | 0.0059 0.0071 | 0.0065 0.0079 | Ω Ω |

Table 6. Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--|---|---|------|-------------------|------|----------------|
| C _{iss} C _{oss} C _{rss} | Input capacitance Output capacitance Reverse transfer capacitance | V _{DS} =25 V, f=1 MHz, V _{GS} =0 | - | 1500 230 23 | - | pF pF pF |
| Q _g Q _{gs} Q _{gd} | Total gate charge Gate-source charge Gate-drain charge | V_{DD} =15 V, I_{D} = 19 A V_{GS} =4.5 V (see Figure 14) | - | 12 5 4.4 | - | nC nC nC |
| R _G | Intrinsic gate resistance | f = 1 MHz open drain, Bias=0 test signal level = 20 mV, open drain | - | 1.6 | - | Ω |

Table 7. Switching times

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------------------|--|---|------|----------------------|------|----------------------|
| $t_{d(on)}$ t_r $t_{d(off)}$ t_f | Turn-on delay time Rise time Turn-off delay time Fall time | V_{DD} =15 V, I_{D} = 9.5 A, R_{G} =4.7 Ω V_{GS} =10 V (see Figure 13) | - | 8.8 18 26 4 | - | ns ns ns ns |

Table 8. Source drain diode

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--|--|--|------|-----------------|------|---------------|
| I _{SD} | Source-drain current | | - | | 19 | Α |
| I _{SDM} ⁽¹⁾ | Source-drain current (pulsed) | | - | | 76 | Α |
| V _{SD} ⁽²⁾ | Forward on voltage | I _{SD} = 19 A, V _{GS} =0 | - | | 1.1 | ٧ |
| t _{rr} Q _{rr} I _{RRM} | Reverse recovery time Reverse recovery charge Reverse recovery current | $I_{SD} = 19 \text{ A},$ $di/dt = 100 \text{ A/}\mu\text{s},$ $V_{DD} = 25 \text{ V}, \text{ Tj} = 150 \text{ °C}$ | - | 24 12 1.8 | | ns nC A |

^{1.} Pulse width limited by safe operating area

^{2.} Pulsed: pulse duration=300µs, duty cycle 1.5%

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics






Figure 6. Normalized B_{VDSS} vs temperature Figure 7. Static drain-source on resistance





AM07032v1 AM07033v1 C (pF) Vgs (V) VDD=15V 12 ID=19A 2010 10 Ciss 1510 8 6 1010 4 510 Coss 2 Crss 10 5 10 15 20 25 Qg(nC) 10 20 V_{DS}(V)

Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage Figure 11. Normalized on resistance vs vs temperature temperature





Figure 12. Source-drain diode forward characteristics



Test circuits STL65DN3LLH5

3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 9. PowerFLAT™ (5x6) double island mechanical data

| Dim. | | mm | |
|--------|------|------|------|
| Dilli. | Min. | Тур. | Max. |
| Α | 0.80 | 0.83 | 0.90 |
| A1 | | 0.02 | 0.05 |
| A3 | | 0.20 | |
| b | 0.35 | 0.40 | 0.47 |
| D | | 5.00 | |
| D1 | | 4.75 | |
| D2 | 4.11 | 4.21 | 4.31 |
| Е | | 6.00 | |
| E1 | | 5.75 | |
| E2 | 3.51 | 3.61 | 3.71 |
| E3 | 2.32 | 2.42 | 2.52 |
| е | | 1.27 | |
| L | 0.70 | 0.80 | 0.90 |
| L1 | 0.48 | 0.58 | 0.68 |

Figure 19.



STL65DN3LLH5 Revision history

5 Revision history

Table 10. Document revision history

| Date | Revision | Changes |
|-------------|----------|---------------|
| 07-Dec-2010 | 1 | First release |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

12/12 Doc ID 18323 Rev 1

