

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







STL7LN80K5



N-channel 800 V, 0.95 Ω typ., 5 A MDmesh™ K5 Power MOSFET in a PowerFLAT™ 5x6 VHV package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL7LN80K5	800 V	1.15 Ω	5 A

- Industry's lowest R_{DS(on)} x area
- Industry's best figure of merit (FoM)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STL7LN80K5	7LN80K5	PowerFLAT™ 5x6 VHV	Tape and reel

Contents STL7LN80K5

Contents

1	Electric	eal ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 VHV package information	10
	4.2	PowerFLAT™ 5x6 packing information	13
5	Revisio	n history	15

STL7LN80K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 30	V
$I_D^{(1)}$	Drain current (continuous) at T _C = 25 °C	5	Α
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	3.4	Α
$I_D^{(2)}$	I _D ⁽²⁾ Drain current (pulsed)		Α
P _{TOT}	Total dissipation at T _C = 25 °C		W
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//n=
dv/dt (4)	dv/dt ⁽⁴⁾ MOSFET dv/dt ruggedness		V/ns
T _{stg}	Storage temperature range		°C
T_J	Operating junction temperature range	- 55 to 150	

Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit	
R _{thj-case}	R _{thj-case} Thermal resistance junction-case			
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W	

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	I_{AR} Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})		Α
E _{AS}	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)	200	mJ

⁽¹⁾Limited by maximum junction temperature.

 $[\]ensuremath{^{(2)}}\mbox{Pulse}$ width limited by safe operating area

 $^{^{(3)}}I_{SD} \leq 5$ A, di/dt 100 A/µs; V $_{DS}$ peak < V $_{(BR)DSS}$,V $_{DD}$ = 640 V

 $^{^{(4)}}V_{DS} \le 640 \text{ V}$

 $^{^{(1)}\!}W$ hen mounted on 1inch² FR-4 board, 2 oz Cu.

Electrical characteristics STL7LN80K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS} Drain-source breakdown voltage		$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	800			V
	I _{DSS} Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V}$			1	μΑ
I _{DSS}		$V_{GS} = 0 \text{ V}, V_{DS} = 800 \text{ V},$ $T_{C} = 125 \text{ °C}$			50	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 2.5 A		0.95	1.15	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		1	270	1	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	22	1	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	1	0.5	ı	pF
C _{o(er)} ⁽¹⁾	Equivalent capacitance energy related	V _{DS} = 0 to 640 V, V _{GS} = 0 V	ı	17	ı	nC
C _{o(tr)} ⁽²⁾	Equivalent capacitance time related		-	48	-	nC
R_{G}	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D=0 \text{ A}$	-	7.5	1	Ω
Q_g	Total gate charge	V _{DD} = 640 V, I _D = 5 A, V _{GS} = 10 V (see <i>Figure 15:</i> "Test circuit for gate charge behavior")	-	12	-	nC
Q_{gs}	Gate-source charge		-	2.6	1	nC
Q_{gd}	Gate-drain charge		-	8.6	-	nC

Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 400 \text{ V}, I_D = 2.5 \text{ A R}_G = 4.7 \Omega,$	1	9.3	1	ns
t _r	Rise time	V _{GS} = 10 V (see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching	-	6.7	-	ns
t _{d(off)}	Turn-off-delay time		-	23.6	-	ns
t _f	Fall time	time waveform")	-	17.4	-	ns

 $^{^{(1)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Time related is defined as a constant equivalent capacitance giving the same stored energy as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		5	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		20	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 5 A, V _{GS} = 0 V	ı		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 5 A, di/dt = 100 A/μs, V _{DD} = 60 V (see <i>Figure 16: "Test</i> circuit for inductive load switching	1	276		ns
Q _{rr}	Reverse recovery charge		ı	2.13		μC
I _{RRM}	Reverse recovery current	and diode recovery times")	-	15.4		Α
t _{rr}	Reverse recovery time	I _{SD} = 5 A, di/dt = 100 A/us,	-	402		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	2.79		μC
I _{RRM}	Reverse recovery current		-	13.9		Α

Notes:

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_{D} = 0 \text{ A}$	30	-		٧	


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


⁽¹⁾Pulse width is limited by safe operating area


 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.2 Electrical characteristics (curves)












Figure 8: Capacitance variations

C GIPG151220151126CVR

(pF)

10³

10²

10¹

f = 1 MHz

Coss

CRSS

10⁻¹

10⁻¹

10⁻¹


10⁻¹


10⁰


10¹

10²

V_{DS} (V)







Test circuits STL7LN80K5

3 Test circuits


Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.

2200 PF 47 kΩ OVG

AM01469v1








STL7LN80K5 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 VHV package information

Figure 20: PowerFLAT™ 5x6 VHV Package outline




STL7LN80K5 Package information

Table 10: PowerFLAT™ 5x6 VHV package mechanical data

Dim.	mm				
Dilli.	Min.	Тур.	Max.		
Α	0.80		1.00		
A1	0.02		0.05		
A2		0.25			
b	0.30		0.50		
D	5.00	5.20	5.40		
E	5.95	6.15	6.35		
D2	4.30	4.40	4.50		
E2	2.40	2.50	2.60		
е		1.27			
L	0.50	0.55	0.60		
K	2.60	2.70	2.80		





STL7LN80K5 Package information

4.2 PowerFLAT™ 5x6 packing information

Figure 22: PowerFLAT™ 5x6 tape (dimensions are in mm)




Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape




Figure 24: PowerFLAT™ 5x6 reel

PART NO.

R25.00

R25

STL7LN80K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
07-Jan-2016	1	First release.
26-Jan-2016	2	Modified: Table 2: "Absolute maximum ratings"
		Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

