

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







STL8DN10LF3




Automotive-grade dual N-channel 100 V, 25 mΩ typ., 7.8 A STripFET™ III Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet — production data



Figure 1. Internal schematic diagram



Features

Order code	V_{DS}	R _{DS(on)} max	I _D
STL8DN10LF3	100 V	35 m Ω	7.8 A

- Designed for automotive applications and AEC-Q101 qualified
- Logic level V_{GS(th)}
- 175 °C junction temperature
- 100% avalanche rated
- Wettable flank package

Applications

Switching applications

Description

This device is an N-channel enhancement mode Power MOSFET produced using STMicroelectronics' STripFET™ III technology, which is specifically designed to minimize onresistance and gate charge to provide superior switching performance.

Table 1. Device summary

Order code	Marking	Packages ⁽¹⁾	Packaging
STL8DN10LF3	8DN10LF3	PowerFLAT™ 5x6 double island	Tape and reel

^{1.} For wettable flank option, please contact ST sale offices

Contents STL8DN10LF3

Contents

1	Electrical ratings	3
2	Electrical characteristics	
3	Test circuits	
4	Package mechanical data	9
5	Packaging mechanical data 1	5
6	Revision history 1	7

STL8DN10LF3 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	100	V
V _{GS}	Gate-source voltage	±20	V
I _D ^{(1),(2)}	Drain current (continuous) at T _C = 25 °C	20	Α
I _D	Drain current (continuous) at T _C = 100 °C	20	Α
I _D ⁽⁴⁾	Drain current (continuous) at T _{pcb} = 25 °C	7.8	Α
I _D ⁽⁴⁾	Drain current (continuous) at T _{pcb} =100 °C	5.5	Α
I _{DM} ^{(3),(4)}	Drain current (pulsed)	31.2	Α
P _{TOT}	Total dissipation at T _C = 25°C	70	W
P _{TOT} (4)	Total dissipation at T _{pcb} = 25°C	4.3	W
I _{AV}	Not-repetitive avalanche current	7.8	Α
E _{AS} (5)	Single pulse avalanche energy	190	mJ
T _J	Operating junction temperature	-55 to 175	°C
T _{stg}	Storage temperature	-55 (0 175	°C

- 1. Specified by design. Not subject to production test.
- 2. Current is limited by bonding, with an R_{thJC} = 2.3 °C/W the chip is able to carry 32 A at 25 °C.
- 3. Pulse width limited by safe operating area.
- 4. When mounted on FR-4 board of 1inch 2 , 2oz Cu, t < 10 sec
- 5. Starting T_J = 25 °C, I_D = 8 A, V_{DD} = 25 V, per channel, 100% tested.

Table 3. Thermal resistance

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.1	°C/W
R _{thj-pcb} (1)	Thermal resistance junction-pcb	35	°C/W

1. When mounted on FR-4 board of 1inch 2 , 2oz Cu, t < 10 sec

Electrical characteristics STL8DN10LF3

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage (V _{GS} = 0)	I _D = 250 μA	100			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = 100 V			1	μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ±20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1		2.5	V
B	Static drain-source on-	V _{GS} = 10 V, I _D = 4 A		25	35	mΩ
R _{DS(on)}	resistance	V _{GS} = 5 V, I _D = 4 A		40	50	mΩ

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	970	-	pF
C _{oss}	Output capacitance	V _{DS} =25 V, f=1 MHz, V _{GS} =0	-	115	-	pF
C _{rss}	Reverse transfer capacitance		-	11.5	-	pF
Qg	Total gate charge	V _{DD} =50 V, I _D = 7.8 A	-	20.5	-	nC
Q _{gs}	Gate-source charge	V _{GS} =10 V	-	4	-	nC
Q _{gd}	Gate-drain charge	Figure 13	-	5	-	nC
R _G	Intrinsic gate resistance	f=1 MHz open drain	-	3.65	-	Ω

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	8.7	-	ns
t _r	Rise time	V _{DD} =50 V, I _D = 7.8 A, R _G =4.7 Ω, V _{GS} =10 V	-	9.6	-	ns
t _{d(off)}	Turn-off delay time	Figure 14	-	50.6	-	ns
t _f	Fall time		-	5.2	-	ns





Table 7. Source drain diode


Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I _{SD}	Source-drain current		-		7.8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		31.2	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 7.8 A, V _{GS} =0	-		1.3	٧
t _{rr}	Reverse recovery time	I _{SD} = 7.8 A,	-	42.5		ns
Q _{rr}	Reverse recovery charge	$di/dt = 100 A/\mu s$,	-	87		nC
I _{RRM}	Reverse recovery current	V _{DD} =48 V, Tj=150 °C	-	4.08		Α


^{1.} Pulse width limited by safe operating area


^{2.} Pulsed: pulse duration= 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)




















Figure 10. Normalized gate threshold voltage vs temperature

VGS(th)

ID=250µA

1.2


1.0

0.8

0.6

0.4


-75 -25 25 75 125 TJ(°C)





Test circuits STL8DN10LF3


AM01468v1


3 Test circuits











4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.






Figure 18. PowerFLAT™ 5x6 double island type R-B drawing

Table 8. PowerFLAT™ 5x6 double island type R-B mechanical data

Def		Dimensions (mm)	
Ref.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
E	5.95	6.15	6.35
D2	1.68		1.88
E2	3.50		3.70
D3	1.68		1.88
E3	3.50		3.70
E4	0.55		0.75
е		1.27	
L	0.60		0.80
K	1.275		1.575






Figure 19. PowerFLAT 5x6 double island type WF drawing

Table 9. PowerFLAT 5x6 double island type WF mechanical data

Dof		Dimensions (mm)	
Ref.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D	5.00	5.20	5.40
Е	6.20	6.40	6.60
D2	1.68		1.88
E2	3.50		3.70
D3	1.68		1.88
E3	3.50		3.70
E4	0.55		0.75
е		1.27	
L	0.70		0.90
L1		0.275	
K	1.275		1.575






Figure 20. PowerFLAT™ 5x6 double island type R drawing recommended footprint (dimensions are in mm)

5 Packaging mechanical data

Figure 21. PowerFLAT is 5x6 double Island type R-B tape (5)

Po (1.20±0.1)

Do (01.55±0.05)

Do (01.55±0.05)

Do (01.55±0.05)

Do (01.55±0.05)

Do (01.55±0.05)

Do (01.50±0.1)

Ei (1.75±0.1)


REFRO 50


REFRO 50

Base and bulk quantity 3000 pcs

(I) Cumulative tolerance of 10 sprocket hole to centerline of spr

Figure 21. PowerFLAT™ 5x6 double island type R-B tape^(a)






a. All dimensions are in millimeters.



8234350_Tape_rev_C

Figure 23. PowerFLAT™ 5x6 package orientation in carrier tape





57

STL8DN10LF3 Revision history

6 Revision history

Table 10. Document revision history

Date	Revision	Changes
28-Mar-2012	1	First release.
20-Jun-2012	2	Added Section 2.1: Electrical characteristics (curves). Updated Section 4: Package mechanical data and title on the cover page.
26-Jun-2012	3	Updated <i>Figure 9: Capacitance variations</i> . Document status promoted from preliminary to production data.
28-Oct-2013	4	 Updated: Section 4: Package mechanical data and Section 5: Packaging mechanical data Updated title and features in cover page Modified: V_{GS(th)} value in Table 4 Minor text changes
20-Feb-2014	5	 Added: Features in cover page Added: note 1 in Table 1 Added: Table 19 and Table 9 Added: Figure 22 Minor text changes

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

18/18 DocID023009 Rev 5

