

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







STLUX



Digital controllers for lighting and power conversion applications with up to 6 programmable PWM generators, 96 MHz PLL, DALI

Datasheet - production data



Features

- Up to 6 programmable PWM generators (SMEDs - "State Machine Event Driven")
 - 10 ns event detection and reaction
 - Max.1.3 ns PWM resolution
 - Single, coupled and two coupled operational modes
 - Up to 3 internal/external events per SMED
- DALI (digital addressable lighting interface)
 - Interrupt driven hardware encoder
 - Bus frequency: 1.2, 2.4 or 4.8 kHz
 - IEC 60929 and IEC 62386 compliant plus 24-bit frame extension
 - Configurable noise rejection filter
 - Reverse polarity on Tx/Rx lines
- 4 analog comparators
 - 4 internal 4-bit references
 - 1 external reference
 - Less than 50 ns propagation time
 - Continuous comparison cycle
- ADCs (up to 8 channels)
 - 10-bit precision, with operational amplifier to extend resolution to 12-bit equivalent
 - Sequencer functionality
 - Input impedance: 1 M Ω
 - Configurable gain value: x1 and x4
- Integrated microcontroller
 - Advanced STM8[®] core with Harvard architecture and 3-stage pipeline
 - Max. f_{CPU}: 16 MHz
 - Multiple low power modes

Memories

- Flash and E²PROM with read while write (RWW) and error correction code (ECC)
- Program memory: 32 Kbytes Flash; data retention 15 years at 85 °C after 10 kcycles at 25 °C
- Data memory: 1 Kbyte true data E²PROM; data retention:15 years at 85 °C after 100 kcycles at 85 °C
- RAM: 2 Kbytes
- · Clock management
 - Internal 96 MHz PLL
 - Low power oscillator circuit for external crystal resonator or direct clock input
 - Internal, user-trimmable 16 MHz RC and low power 153.6 kHz RC oscillators
 - Clock security system with clock monitor
- Basic peripherals
 - System and auxiliary timers
 - IWDG/WWDG watchdog, AWU, ITC
- I/O
 - GPIO with highly robust design, immune against current injection
 - Fast digital input DIGIN, with configurable pull-up
- Communication interfaces
 - UART asynchronous with SW flow control and boot loader support
 - I²C master/slave fast-slow speed rate
- Operating temperature: -40 °C up to 105 °C

Table 1. Device summary

Part number	Package
STLUX385A, STLUX383A	TSSOP38
STLUX325A	VFQFPN32
STLUX285A	TSSOP28

Contents

Contents

1	Desc	ription	······································	10
2	STLU	JX fami	ly features list	11
3		_	SMED	
4	-		hitecture	
5	Prod	uct ove	erview	15
	5.1	SMED	(state machine event driven): configurable PWM generator	15
		5.1.1	SMED coupling schemes	15
		5.1.2	Connection matrix	16
		Connec	ction matrix interconnection	18
	5.2	Interna	al controller (CPU)	
		5.2.1	Architecture and registers	20
		5.2.2	Addressing	
		5.2.3	Instruction set	
		5.2.4	Single wire interface module (SWIM)	
		5.2.5	Debug module	
	5.3	-	peripherals	
		5.3.1	Vectored interrupt controller	
		5.3.2	Timers	
	5.4		program and data E ² PROM	
		5.4.1	Architecture	
		5.4.2	Write protection (WP)	
		5.4.3 5.4.4	Protection of user boot code (UBC)	
	5 5			
	5.5		controller	
		5.5.1 5.5.2	Internal 16 MHz RC oscillator (HSI)	
		5.5.2 5.5.3	Internal 96 MHz PLL	
		5.5.4	External clock input/crystal oscillator (HSE)	
		J.J. 4	External clock input of yelal oscillator (110E)	ںے



STLUX Contents

	5.6	Power management	<u>2</u> 5
	5.7	Communication interfaces	:6
		5.7.1 Digital addressable lighting interface (DALI)	26
		5.7.2 Universal asynchronous receiver/transmitter (UART)	27
		5.7.3 Inter-integrated circuit interface (I ² C)	27
	5.8	Analog-to-digital converter (ADC)	28
	5.9	Analog comparators	29
6	Pinc	out and pin description	0
	6.1	Pinout	0
	6.2	Pin description	32
	6.3	Input/output specifications	4
7	I/O r	nultifunction signal configuration	5
	7.1	Multifunction configuration policy	35
	7.2	Port P0 I/O multifunction configuration signal	
		7.2.1 Alternate function P0 configuration signals	
		7.2.2 Port P0 diagnostic signals	
		7.2.3 Port P0 I/O functional multiplexing signal	37
		7.2.4 P0 interrupt capability	37
		7.2.5 P0 programmable pull-up and speed feature	37
	7.3	Port P1 I/O multifunction configuration signal	8
		7.3.1 Port P1 I/O multiplexing signal	39
		7.3.2 P1 programmable pull-up feature	39
	7.4	Port P2 I/O multifunction configuration signal	9
		7.4.1 P2 interrupt capability4	łO
		7.4.2 P2 programmable pull-up feature4	Ю
	7.5	Multifunction Port configuration registers	⊦1
		MSC_IOMXP0 (Port P1 I/O MUX control register)	11
		MSC_IOMXP1 (Port P1 I/O MUX control register)	12
		MSC_IOMXP2 (Port P2 I/O MUX control register)	ŀ3
		MSC_INPP2AUX1 (INPP aux register)	4
8	Men	nory and register map	.5
	8.1	Memory map overview	-5
	8.2	Register map 4	6



		8.2.1	General purpose I/O GPIO0 register map	46
		8.2.2	General purpose I/O GPIO1 register map	46
		8.2.3	Miscellaneous registers	47
		8.2.4	Flash and E ² PROM non-volatile memories	49
		8.2.5	Reset register	49
		8.2.6	Clock and clock controller	50
		8.2.7	WWDG timers	51
		8.2.8	IWDG timers	51
		8.2.9	AWU timers	51
		8.2.10	Inter-integrated circuit interface (I ² C)	52
		8.2.11	Universal asynchronous receiver/transmitter (UART)	52
		8.2.12	System timer registers	53
		8.2.13	Auxiliary timer registers	53
		8.2.14	Digital addressable lighting interface (DALI)	53
		8.2.15	DALI noise rejection filter registers	54
		8.2.16	Analog-to-digital converter (ADC)	54
		8.2.17	State machine event driven (SMEDs)	55
		8.2.18	CPU register	56
		8.2.19	Global configuration register	56
		8.2.20	Interrupt controller	57
		8.2.21	SWIM control register	57
9	Inter	rupt tab	le	58
10	Optio	on bytes	\$	60
	10.1	Option	byte register overview	61
	10.2	Option	byte register description	69
		ROP (m	nemory readout protection register)	69
		UBC (U	BC user boot code register)	69
		nUBC (UBC user boot code register protection)	70
		GENCF	G (general configuration register)	70
		nGENC	FG (general configuration register protection)	71
		MISCU	OPT (miscellaneous configuration register)	71
		nMISCU	JOPT (miscellaneous configuration register protection)	72
		CLKCT	L (CKC configuration register)	72
		nCLKC ⁻	TL (CKC configuration register protection)	73
		HSEST	AB (HSE clock stabilization register)	73



		nHSESTAB (HSE clock stabilization register protection)
		WAITSTATE (Flash wait state register)
		nWAITSTATE (Flash wait state register protection)
		AFR_IOMXP0 (alternative Port0 configuration register)
		nAFR_IOMXP0 (alternative Port0 configuration register protection)
		AFR_IOMXP1 (alternative Port1 configuration register)
		nAFR_IOMXP1 (alternative Port1 configuration register protection)
		AFR_IOMXP2 (alternative Port2 configuration register)
		nAFR_IOMXP2 (alternative Port2 configuration register protection)
		MSC_OPT0 (miscellaneous configuration reg0)
		nMSC_OPT0 (miscellaneous configuration reg0 protection)78
		OPTBL (option byte bootloader)
		nOPTBL (option byte boot loader protection)
11	Devi	ce identification
	11.1	Unique ID
	11.2	Device ID
12	Flect	rical characteristics82
	12.1	Parameter conditions
	12.1	12.1.1 Minimum and maximum values
		12.1.2 Typical values 82 12.1.3 Typical curves 82
		•
		12.1.4 Typical current consumption
		12.1.6 Pin output voltage
	40.0	
		Absolute maximum ratings
	12.3	Operating conditions
		12.3.1 VOUT external capacitor
		12.3.2 Supply current characteristics
		12.3.3 External clock sources and timing characteristics
		12.3.4 Internal clock sources and timing characteristics99
		12.3.5 Memory characteristics
		12.3.6 I/O port pin characteristics
		12.3.7 Typical output level curves
		12.3.8 Reset pin characteristics
		12.3.9 I ² C interface characteristics

		12.3.10	10-bit SAR ADC characteristics	110
		12.3.11	Analog comparator characteristics	115
		12.3.12	DAC characteristics	115
	12.4	EMC ch	naracteristics	116
		12.4.1	Electrostatic discharge (ESD)	116
		12.4.2	Static latch-up	116
13	Theri	mal cha	racteristics	117
14	Pack	age info	ormation	118
	14.1	TSSOP	38 package information	118
	14.2	VFQFP	N32 package information	120
	14.3	TSSOP	28 package information	122
15	STLU	JX devel	lopment environment	124
16	Orde	r codes		125
17	Revis	sion hist	tory	125

STLUX List of tables

List of tables

Table 1.	Device summary	. 1
Table 2.	STLUX features list	11
Table 3.	Connection matrix interconnection	
Table 4.	Pin description	
Table 5.	Multifunction configuration registers	
Table 6.	P0 internal multiplexing signals	
Table 7.	Port P1 I/O multiplexing signal	
Table 8.	Port P2 I/O multiplexing signal	
Table 9.	MSC_IOMXP0 (Port P1 I/O MUX control register)	
Table 10.	MSC_IOMXP1 (Port P1 I/O MUX control register)	
Table 11.	MSC_IOMXP2 (Port P2 I/O MUX control register)	
Table 12.	MSC_INPP2AUX1 (INPP aux register)	
Table 13.	Internal memory map	
Table 14.	General purpose I/O GPIO0 register map	
Table 15.	General purpose I/O GPIO1 register map	
Table 16.	Miscellaneous direct register address mode	
Table 17.	Miscellaneous indirect register address mode	
Table 18.	Non-volatile memory register map	
Table 19.	RST_SR register map	
Table 20.	Clock and clock controller register map	
Table 21.	WWDG timer register map	
Table 22.	IWDG timer register map	
Table 23.	AWU timer register map	
Table 24.	I ² C register map	
Table 25.	UART register map	
Table 26.	System timer register map	
Table 27.	Auxiliary timer register map	
Table 28.	DALI register map	
Table 29.	DALI filter register map	
Table 30.	ADC register map and reset value	
Table 31.	SMED register map	
Table 32.	CPU register map	
Table 33.	CFG_GCR register map	
Table 34.	Interrupt software priority register map	
Table 35.	SWIM register map	
Table 36.	Interrupt vector exception table	
Table 37.	Option byte register overview - STLUX385A	
Table 38.	Option byte register overview - STLUX383A	
Table 39.	Option byte register overview - STLUX325A	
Table 40.	Option byte register overview - STLUX285A	
Table 41.	ROP (memory readout protection register)	
Table 42.	UBC (UBC user boot code register)	
Table 43.	nUBC (UBC user boot code register protection)	
Table 44.	GENCFG (general configuration register)	
Table 45.	nGENCFG (general configuration register protection)	
Table 46.	MISCUOPT (miscellaneous configuration register)	
Table 47.	nMISCUOPT (miscellaneous configuration register protection)	
Table 48.	CLKCTL (CKC configuration register)	



Table 49.	nCLKCTL (CKC configuration register protection)	73
Table 50.	HSESTAB (HSE clock stabilization register)	
Table 51.	nHSESTAB (HSE clock stabilization register protection)	73
Table 52.	WAITSTATE (Flash wait state register)	
Table 53.	nWAITSTATE (Flash wait state register)	74
Table 54.	AFR_IOMXP0 (alternative Port0 configuration register)	75
Table 55.	nAFR_IOMXP0 (alternative Port0 configuration register protection)	75
Table 56.	AFR_IOMXP1 (alternative Port1 configuration register)	76
Table 57.	nAFR_IOMXP1 (alternative Port1 configuration register protection)	76
Table 58.	AFR_IOMXP2 (alternative Port2 configuration register)	77
Table 59.	nAFR_IOMXP2 (alternative Port2 configuration register protection)	77
Table 60.	MSC_OPT0 (miscellaneous configuration reg0)	78
Table 61.	nMSC_OPT0 (miscellaneous configuration reg0 protection)	78
Table 62.	OPTBL (option byte bootloader)	79
Table 63.	nOPTBL (option byte boot loader protection)	79
Table 64.	Unique ID register overview	80
Table 65.	Dev ID register overview	80
Table 66.	Device revision model overview	81
Table 67.	Voltage characteristics	84
Table 68.	Current characteristics	84
Table 69.	Thermal characteristics	
Table 70.	General operating conditions	
Table 71.	Operating conditions at power-up/power-down	
Table 72.	Supply base current consumption at V _{DD} /V _{DDA} = 3.3/5 V	
Table 73.	Supply low power consumption at V _{DD} /V _{DDA} = 3.3/5 V	
Table 74.	Peripheral supply current consumption at V _{DD} /V _{DDA} = 3.3 V	
Table 75.	Peripheral supply current consumption at V _{DD} / _{VDDA} = 5 V	
Table 76.	Wake-up times	
Table 77.	HSE user external clock characteristics	
Table 78.	HSE crystal/ceramic resonator oscillator	
Table 79.	HSI RC oscillator	
Table 80.	LSI RC oscillator	
Table 81.	PLL internal source clock	
Table 82.	Flash program memory/data E ² PROM memory	
Table 83.	Voltage DC characteristics	
Table 84.	Current DC characteristics	
Table 85.	Operating frequency characteristics	
Table 86.	NRST pin characteristics	
Table 87.	I ² C interface characteristics	
Table 88.	ADC characteristics	
Table 89.	ADC accuracy characteristics at V _{DD} / _{VDDA} 3.3 V	111
Table 90.	ADC accuracy characteristics at V _{DD} / _{VDDA} 5 V	
Table 91.	Analog comparator characteristics	
Table 92.	DAC characteristics	
Table 93.	ESD absolute maximum ratings	
Table 94.	Electrical sensitivity	
Table 95.	Package thermal characteristics	
Table 96.	TSSOP38 package mechanical data	
Table 97.	VFQFPN32 package mechanical data	
Table 98. Table 99.	TSSOP28 package mechanical data	
Table 99.	Ordering information	
iable 100.	DOGUMENT ICHBIOH MIBLORY	120



STLUX List of figures

List of figures


Figure 1.	STLUX internal design	. 13
Figure 2.	Internal block diagram	. 14
Figure 3.	Coupled SMED overview	. 16
Figure 4.	SMED subsystem overview	
Figure 5.	STLUX285A SMED subsystem overview	. 18
Figure 6.	Flash and E ² PROM internal memory organizations	. 23
Figure 7.	TSSOP38 pinout of STLUX385A and STLUX383A	. 30
Figure 8.	VFQFPN32 pinout of STLUX325A	. 31
Figure 9.	TSSOP28 pinout of STLUX285A	. 31
Figure 10.	Port P0 I/O functional multiplexing scheme	. 37
Figure 11.	Port P1 I/O multiplexing scheme	. 39
Figure 12.	Supply current measurement conditions	. 82
Figure 13.	Pin loading conditions	. 83
Figure 14.	Pin input voltage	. 83
Figure 15.	External capacitor C _{VOUT}	. 86
Figure 16.	PWM current consumption with f_{SMED} = PLL f_{PWM} = 0.5 MHz at V_{DD}/V_{DDA} = 5 V	. 94
Figure 17.	PWM current consumption with f_{SMED} = PLL f_{PWM} = 0.5 MHz at V_{DD}/V_{DDA} = 5 V	. 94
Figure 18.	PWM current consumption with f_{SMED} = HSI f_{PWM} = 0.5 MHz at V_{DD}/V_{DDA} = 3.3 V	
Figure 19.	PWM current consumption with f_{SMED} = HSI f_{PWM} = 0.5 MHz at V_{DD}/V_{DDA} = 5 V	. 95
Figure 20.	HSE external clock source	. 97
Figure 21.	HSE oscillator circuit diagram	. 98
Figure 22.	V _{OH} standard pad at 3.3 V	103
Figure 23.	V _{OL} standard pad at 3.3 V	103
Figure 24.	V _{OH} standard pad at 5 V	104
Figure 25.	V _{OL} standard pad at 5 V	104
Figure 26.	V _{OH} fast pad at 3.3 V	105
Figure 27.	V _{OL} fast pad at 3.3 V	105
Figure 28.	V _{OH} fast pad at 5 V	
Figure 29.	V _{OL} fast pad at 5 V	
Figure 30.	V _{OH} high speed pad at 3.3 V	
Figure 31.	V _{OL} high speed pad at 3.3 V	
Figure 32.	V _{OH} high speed pad at 5 V	
Figure 33.	V _{OL} high speed pad at 5 V	108
Figure 34.	ADC equivalent input circuit	
Figure 35.	ADC conversion accuracy	114
Figure 36.	TSSOP38 package outline	
Figure 37.	VFQFPN32 package outline	
Figure 38.	TSSOP28 package outline	122
Figure 39.	STLUX development tools workflow	124



Description STLUX

1 Description

The STLUX™ family of controllers is a part of the STMicroelectronics[®] digital devices tailored for lighting and power conversion applications. The STLUX controllers have been successfully integrated in a wide range of architectures and applications, starting from simple buck converters for driving multiple LED strings, boost for power factor corrections, half-bridge resonant converters for high power dimmable LED strings and up to full bridge controllers for HID lamp ballasts.



2 STLUX family features list

The devices of the STLUX family provide the following features:

Table 2. STLUX features list

	Footium lint	Device				
	Feature list	STLUX385A STLUX383A		STLUX325A	STLUX285A	
Package		TSSOP38	TSSOP38	VFQFPN32	TSSOP28	
Pin count		38	38	32	28	
SMED numb	ers	6	6	6	6	
SMED PWM	output pins	6	6	5	4	
Fast digital in	puts pins	6	6	5 ⁽¹⁾	3 ⁽²⁾	
Positive com	parator input pin	4	4	4	2 ⁽³⁾	
Negative con	nparator input pins	1	1	1	1 ⁽³⁾	
DALI periphe	eral	Yes	Yes	Yes	Yes	
Internal DAC	S	4	4	4	4	
ADC input pi	ns	8	8	6	8	
ADC gain		x1 - x4	x1	x1	x1	
GPIO Port 0	pins	6	6	4	4	
UART periph	eral	Yes	Yes	Yes	Yes	
I ² C periphera	al	Yes	Yes	Yes	Yes	
HSE function		Yes	Yes	Yes	Yes	
Timers	System timer	1	1	1	1	
	Auxiliary timer	1	1	1	1	
Auto-wakeup	timer	1	1	1	1	
Watchdog	Window watchdog timer	1	1	1	1	
	Independent watchdog timer	1	1	1	1	
Flash program memory		32 Kbytes	32 Kbytes	32 Kbytes	32 Kbytes	
EEPROM data memory		1 Kbytes	1 Kbytes	1 Kbytes	1 Kbytes	
RAM (bytes)		2 Kbytes	2 Kbytes	2 Kbytes	2Kbytes	
SWIM pin		Dedicated	Dedicated	Mixed	Dedicated	

^{1.} DIGIN2 - DIGIN3 are connected to the same pin.



DIGIN0-DIGIN1 are connected on the same pin; DIGIN2-DIGIN3 are connected to the same pin; DIGIN4 - DIGIN5 are connected to the same pin.

^{3.} CPP0, CPP1 and CPM3 are connected on the same pin; CPP2 and CPP3 are connected to the same pin.

Introducing SMED STLUX

3 Introducing SMED

The heart of the STLUX family is the SMED (state machine event driven) technology which allows the device to pilot six independently configurable PWM clocks with a maximum resolution of 1.3 ns. A SMED is a powerful autonomous state machine, which is programmed to react to both external and internal events and may evolve without any software intervention. The SMED reaction time can be as low as 10.4 ns, giving the STLUX the ability of operating in time critical applications. The SMED offers superior performance when compared to traditional, timer based, PWM generators.

Each SMED is configured via the STLUX internal microcontroller. The integrated controller extends the STLUX reliability and guarantees more than 15 years of both operating lifetime and memory data retention for program and data memory after cycling.

A set of dedicated peripherals complete the STLUX:

- 4 analog comparators with configurable references and 50 ns max. propagation delay. It is ideal to implement zero current detection algorithms or detect current peaks.
- 10-bit ADC with configurable op amp and 8-channel sequencer.
- DALI: hardware interface that provides full IEC 60929 and IEC 62386 slave interface.
- 96 MHz PLL for high output signal resolution.

Documentation

This datasheet contains the description of features, pinout, pin assignment, electrical characteristics, mechanical data and ordering information.

- For information on programming, erasing and protection of the internal Flash memory, please refer to the STM8S reference in the programming manual "How to program STM8S and STM8A Flash program memory and data EEPROM" (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the "STM8 SWIM communication protocol and debug module" user manual (UM0470).
- For information on the STM8 core, please refer to the "STM8 CPU programming manual" (PM0044).
- For information on the SMED configurator please refer to the "STLUX™ SMED configurator 1.0" user manual (UM1760).
- For information on the STLUX385A peripheral library please refer to the "Description of STLUX385A peripheral library" user manual (UM1753).
- For information on the STLUX385A examples kit please refer to the "Description of STLUX385A examples kit" user manual (UM1763).

12/126 DocID027870 Rev 1

STLUX System architecture

4 System architecture

The STLUX devices family generates and controls PWM signals by means of a state machine, called SMED (state machine event driven). *Figure 1* gives an overview of the internal architecture.




Figure 1. STLUX internal design

The core of the device is the SMED unit: a hardware state machine driven by system events. The SMED includes 4 states (S0, S1, S2 and S3) available during running operations. A special HOLD state is provided as well. The SMED allows the user to configure, for every state, which system events will trigger a transaction to a new state. During a transaction from one state to the other, the PWM output signal level can be updated.

Once a SMED is configured and running, it becomes an autonomous unit, so no interaction is required since the SMED automatically reacts to system events.

Thanks to the SMED's 96 MHz operating frequency and their automatic dithering function, the PWM maximum resolution is 1.3 ns.

The STLUX family has 6 SMEDs available. Multiple SMEDs can operate independently from each other or they can be grouped together to form a more powerful state machine.

The STLUX also integrates a low power STM8 microcontroller which is used to configure and monitor the SMED activity and to supply external communication such as the DALI. The STM8 controller has full access to all the STLUX subsystems, including the SMEDs. The STLUX family also features a sequential ADC, which can be configured to continuously sample up to 8 channels.

Section: Block diagram illustrates the overall system block and shows how SMEDs have been implemented in the STLUX architecture.

System architecture STLUX

Block diagram




Figure 2. Internal block diagram

1. The number of channels depends on the specific STLUX device.

5 Product overview

Section 5.1 describes the features implemented in the product device.

5.1 SMED (state machine event driven): configurable PWM generator

The SMED is an advanced programmable PWM generator signal. The SMED (state machine event driven) is a state machine device controllable by both external events (primary I/O signals) and internal events (counter timers), which generates an output signal (PWM) depending on the evolution of the internal state machine.

The PWM signal generated by the SMED is therefore shaped by external events and not only by a simple timer. This mechanism allows to generate controlled high frequency PWM signals.

The SMED is also autonomous: once it has been configured by the STLUX internal controller, the SMED can operate without any software interaction.

The STLUX family provides 6 SMED units. Multiple SMEDs can operate independently from each other or they can be grouped together to form a more powerful state machine.

The main features of a SMED are described here below:

- Configurable state machine generating a PWM signal
- More than 10.4 ns PWM native resolution
- Up to 1.3 ns PWM resolution when using SMED dithering
- 6 states available in each SMED: IDLE, S0, S1, S2, S3 plus a special HOLD state
- Transactions triggered by synchronous and asynchronous external events or an internal timer
- Each transaction can generate an interrupt
- Fifteen registers available to configure the state machine behavior
- Four 16-bit configurable time registers, one for each running state (T0, T1, T2, T3)
- Internal resources accessible through the processor interface
- Eight interrupt request lines

5.1.1 SMED coupling schemes

The SMED coupling extends the capability of the single SMED, preserving the independence of each "Finite State Machine" (FSM) programmed state evolution. The coupling scheme allows the SMED pulse signals to be interleaved on their own PWM or on a merged single PWM output. The STLUX supports the following coupled configuration schemes:

- Single SMED configuration
- Synchronous coupled SMEDs
- Asynchronous coupled SMEDs
- Synchronous two coupled SMEDs
- Asynchronous two coupled SMEDs
- External controlled SMED



The SMED units may be configured in different coupled schemes through the SMDx_GLBCONF and SMDx_DRVOUT bit fields of MSC_SMEDCFGxy registers.

An outline of the SMED subsystem is shown in Figure 3.




Figure 3. Coupled SMED overview

- 1. The PWM5 output pin is not present on the STLUX325A.
- 2. The PWM4 and PWM5 output pins are not present on the STLUX285A.

5.1.2 Connection matrix

The connection matrix extends the input connectivity of each SMED unit so that a SMED can receive events from a wide range of sources. Through the matrix, it's possible to connect the SMED inputs to various signal families such as digital inputs, comparator output signals, SW events, and three PWM internal feedback signals as shown in *Figure 4*.

The list of the available event sources is the following:

- DIGIN [5:0]: digital input lines
- CMP [3:0]: analog comparator outputs
- PWM [5:0]: output signals of SMEDs (only PWM 0, 1 and 5 are accessible)
- SW [5:0]: software events

Figure 4 shows the connection matrix and signal interconnections as they are implemented in the STLUX family.




Figure 4. SMED subsystem overview




Figure 5. STLUX285A SMED subsystem overview

Connection matrix interconnection

Every SMED unit has three input selection lines, one for each In_Sig input, configurable via the MSC_CBOXS (5:0) register. The selection lines choose the interconnection between one of possible four connection matrix signals for each SMED input event In Sig (Y).

Table 3 shows the layout of the connection matrix interconnection signals as implemented in the STLUX family.

18/126 DocID027870 Rev 1

Table 3. Connection matrix interconnection

Conb_s(x)_(y)(z)							
SMED number	SMED input		SMED input signal selection (z)				
(x)	(y)	00	01	10	11		
	0	CP0	DIG0	DIG2	DIG5		
0	1	CP1	DIG0	DIG3	CP3		
	2	CP2	DIG1	DIG4	SW0		
	0	CP1	DIG1	DIG3	DIG0		
1	1	CP2	DIG1	DIG4	CP3		
	2	CP0	DIG2	DIG5	SW1		
	0	CP2	DIG2	DIG4	DIG1		
2	1	CP0	DIG2	DIG5	PWM0		
	2	CP1	DIG3	DIG0	SW2		
	0	CP0	DIG3	DIG5	DIG2		
3	1	CP1	DIG3	DIG0	PWM1		
	2	CP2	DIG4	DIG1	SW3		
	0	CP1	DIG4	DIG0	DIG3		
4	1	CP2	DIG4	DIG1	PWM5		
	2	CP0	DIG5	DIG2	SW4		
	0	CP2	DIG5	DIG1	DIG4		
5	1	CP0	DIG5	DIG2	CP3		
	2	CP1	DIG0	DIG3	SW5		

Connection matrix legend:

- X represents the SMED [5:0] number
- Y represents the SMED input signal number (In_Sig [2:0])
- Z represents the In_Sig (Y) selection signal

Note: Each SMED input has independent connection matrix selection signals.

The DIG2 and DIG3 signals are interconnected together, the pin DIGIN [3_2] on the STLUX325A.

On STLUX285A DIGO and DIG1 signals are interconnected together, to the pin DIGIN [1_0], DIG2 and DIG3 signals are interconnected together, to the pin DIGIN [3_2] and DIG4 and DIG5 signals are interconnected together, to the pin DIGIN [5_4]

5.2 Internal controller (CPU)

The STLUX family integrates a programmable STM8 controller acting as a device supervisor. The STM8 is a modern CISC core and has been designed for code efficiency and performance. It contains 21 internal registers (six of them directly addressable in each execution context), 20 addressing modes including indexed indirect and relative addressing and 80 instructions.

5.2.1 Architecture and registers

- Harvard architecture with 3-stage pipeline
- 32-bit wide program memory bus with single cycle fetching for most instructions
- X and Y 16-bit index registers, enabling indexed addressing modes with or without offset and read-modify-write type data manipulations
- 8-bit accumulator
- 24-bit program counter with 16-Mbyte linear memory space
- 16-bit stack pointer with access to a 64-Kbyte stack
- 8-bit condition code register with seven condition flags updated with the results of last executed instruction

5.2.2 Addressing

- 20 addressing modes
- Indexed indirect addressing mode for lookup tables located in the entire address space
- Stack pointer relative addressing mode for efficient implementation of local variables and parameter passing

5.2.3 Instruction set

- 80 instructions with 2-byte average instruction size
- Standard data movement and logic/arithmetic functions
- 8-bit by 8-bit multiplication
- 16-bit by 8-bit and 16-bit by 16-bit division
- Bit manipulation
- Data transfer between the stack and accumulator (push/pop) with direct stack access
- Data transfer using the X and Y registers or direct memory-to-memory transfers

5.2.4 Single wire interface module (SWIM)

The single wire interface module (SWIM), together with the integrated debug module (DM), permits non-intrusive, real-time in-circuit debugging and fast memory programming. The interface can be activated in all device operation modes and can be connected to a running device (hot plugging). The maximum data transmission speed is 145 byte/ms.

The SWIM pin is a multifunction signal. For further details refer to *Table 8: Port P2 I/O multiplexing signal* in *Section 7.4 on page 39*.

20/126 DocID027870 Rev 1

5.2.5 Debug module

The non-intrusive debugging module is fully controllable by the external target emulator. Besides memory and peripheral operation, the CPU operation can also be monitored in real-time by means of shadow registers.

- R/W of RAM and peripheral registers in real-time
- R/W for all resources when the application is stopped
- Breakpoints on all program memory instructions (software breakpoints), except for the interrupt vector table
- Two advanced breakpoints and 23 predefined breakpoint configurations

5.3 Basic peripherals

Section 5.3.1 and Section 5.3.2 describe the basic peripherals accessed by the internal CPU controller.

5.3.1 Vectored interrupt controller

- Nested interrupts with three software priority levels
- 21 interrupt vectors with hardware priority
- Two vectors for 12 external maskable or un-maskable interrupt request lines
- Trap and reset interrupts

5.3.2 Timers

The STLUX family provides several timers which are used by software and do not interact directly with the SMED and the PWM generation.

System timers

The system timer consists of a 16-bit autoreload counter driven by a programmable prescaled clock and operating in one shoot or free running operating mode. The timer is used to provide the IC time base system clock, with an interrupt generation on timer overflow events.

Auxiliary timer

The auxiliary timer is a light timer with elementary functionality. The time base frequency is provided by the CCO clock logic (configurable with a different source clock and prescale division factors), while the interrupt functionality is supplied by an interrupt edge detection logic similarly to the solution adopted for the Port P0/P2.

The timer has the following main features:

- Free running mode
- Up counter
- Timer prescaler 8-bit
- Interrupt timer capability:
 - Vectored interrupt
 - Interrupt IRQ/NMI or polling mode
- Timer pulse configurable as a clock output signal via the CCO primary pin



Thanks to the great configurability of the CCO frequency, the timer can cover a wide range of interval time to fit better the target application requirements.

Auto-wakeup timer

The AWU timer is used to cyclically wake-up the IC device from the active halt state. The AWU frequency time base f_{AWU} can be selected between the following clock sources: LSI (153.6 kHz) and the external clock HSE scaled down to 128-kHz clock.

By default the f_{AWLI} clock is provided by the LSI internal source clock.

Watchdog timers

The watchdog system is based on two independent timers providing a high level of robustness to the applications. The watchdog timer activity is controlled by the application program or by suitable option bytes. Once the watchdog is activated, it cannot be disabled by the user program without going through reset.

Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which causes the application program to break the normal operating sequence.

The window function can be used to adjust the watchdog intervention period in order to match the application timing perfectly. The application software must refresh the counter before timeout and during a limited time window. If the counter is refreshed outside this time window, a reset is issued.

Independent watchdog timer

The independent watchdog peripheral can be used to resolve malfunctions due to hardware or software failures.

It is clocked by the 153.6 kHz LSI internal RC clock source. By properly setting the hardware watchdog feature associated option bits, the watchdog is automatically enabled at power-on, and generates a reset unless the key register is written by software before the counter reaches the end of the count.

5.4 Flash program and data E²PROM


Embedded Flash and E²PROM with the memory ECC code correction and protection mechanism preventing embedded program hacking.

- 32 Kbyte of single voltage program Flash memory
- 1 Kbyte true (not emulated) data E²PROM
- Read while write: writing in the data memory is possible while executing code program memory
- The device setup is stored in a user option area in the non-volatile memory.

22/126 DocID027870 Rev 1

5.4.1 Architecture

Figure 6. Flash and E²PROM internal memory organizations



- The memory is organized in blocks of 128 bytes each
- Read granularity: 1 word = 4 bytes
- Write/erase granularity: 1 word (4 bytes) or 1 block (128 bytes) in parallel
- Writing, erasing, word and block management is handled automatically by the memory interface.

5.4.2 Write protection (WP)

Write protection in application mode is intended to avoid unintentional overwriting of the memory. The write protection can be removed temporarily by executing a specific sequence in the user software.

5.4.3 Protection of user boot code (UBC)

In all STLUX devices a memory area of 32 Kbyte can be protected from overwriting at a user option level. In addition to the standard write protection, the UBC protection can be modified by the embedded program or via a debug interface when the ROP protection is enabled.

The UBC memory area contains the reset and interrupt vectors and its size can be adjusted in increments of 512 bytes by programming the UBC and nUBC option bytes.

Note: If users choose to update the boot code in the application programming (IAP), this has to be protected so to prevent unwanted modification.

5.4.4 Readout protection (ROP)

The STLUX family provides a readout protection of the code and data memory which can be activated by an option byte setting.

The readout protection prevents reading and writing program memory, data memory and option bytes via the debug module and SWIM interface. This protection is active in all device operation modes. Any attempt to remove the protection by overwriting the ROP option byte triggers a global erase of the program and data memory contents.

5.5 Clock controller

The clock controller distributes the system clock provided by different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness.

The main clock controller features are:

- Clock sources
- Internal 16-MHz and 153.6-kHz RC oscillators
- External source clock:
 - Crystal/resonator oscillator
 - External clock input
- Internal PLL at 96 MHz (not used as the f_{MASTER} source clock)
- Reset: after the reset the microcontroller restarts by default with the HSI internal clock scaled at 2 MHz (16 MHz/8). The clock source and speed can be changed by the application program as soon as the code execution starts.
- Safe clock switching: clock sources can be changed safely on the fly in run mode through a configuration register. The clock signal is not switched until the new clock source is ready. The design guarantees glitch-free switching.
- Clock management: to reduce power consumption, the clock controller can stop the clock to the core or individual peripherals.
- Wakeup: in case the device wakes up from low power modes, the internal RC oscillator (16 MHz/8) is used for a quick startup. After a stabilization time, the device brings back the clock source that was selected before Halt mode was entered.
- Clock security system (CSS): the CSS permits monitoring of external clock sources and automatic switching to the internal RC (16 MHz/8) in case of a clock failure.
- Configurable main clock output (CCO): this feature permits to output an internal clock source signal for application usage.

5.5.1 Internal 16 MHz RC oscillator (HSI)

The high speed internal (HSI) clock is the default master clock line, generated by an internal RC oscillator and with nominal frequency of 16 MHz. It has the following major features:

- RC architecture
- Glitch-free oscillation
- 3-bit user calibration circuit.

5.5.2 Internal 153.6 kHz RC oscillator (LSI)

The low speed internal (LSI) clock is a low speed clock line provided by an internal RC circuit. It drives both the independent watchdog (IWDG) circuit and the auto-wakeup unit (AWU). It can also be used as a low power clock line for the master clock f_{MASTER}.

5.5.3 Internal 96 MHz PLL

The PLL provides a high frequency 96 MHz clock used to generate high frequency and accurate PWM waveforms. The input reference clock must be 16 MHz and may be sourced either by the internal HSI signal or by the external HSE auxiliary input crystal oscillator line.

The internal PLL prescaled clock cannot be selected as f_{MASTER}.

Note:

When the application requires a PWM signal with a custom defined long term stability, it is suggested to use an external clock source connected to the HSE auxiliary clock line as a PLL input reference clock. In this case, the external clock source accuracy determines the PWM output stability.

5.5.4 External clock input/crystal oscillator (HSE)

The high speed external clock (HSE) allows the connection of an external clock generated, for example, by a highly accurate crystal oscillator. The HSE is interconnected with the f_{MASTER} clock line and to several peripherals. It allows users to provide a custom clock characterized by a high level of precision and stability to meet the application requirements. The HSE supports two possible external clock sources with a maximum of 24 MHz:

- Crystal/ceramic resonator interconnected with the HseOscin/HseOscout signals
- Direct drive clock interconnected with the HseOscin signal

The HseOscin and HseOscout signals are multifunction pins configurable through the I/O multiplex mechanism; for further information refer to Section 7: I/O multifunction signal configuration on page 35.

Note:

When the HSE is configured as the f_{MASTER} source clock, the HSE input frequency cannot be higher than 16 MHz.

When the HSE is the PLL input reference clock, then the HSE input frequency must be equal to 16 MHz.

If the HSE is the reference for the SMED or the ADC logic, the input frequency can be configured up to 24 MHz.

5.6 Power management

For efficient power management, the application can be put in one of four different low power modes. Users can configure each mode to obtain the best compromise between the lowest power consumption, the fastest startup time and available wakeup sources.

- **Wait mode:** in this mode, the CPU is stopped, but peripherals are kept running. The wakeup is triggered by an internal or external interrupt or reset.
- Active halt mode with regulator on: in this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the autowakeup unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in the active halt mode with the regulator off, but the