

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## STM32F038x6




# ARM®-based 32-bit MCU with 32 Kbyte Flash, 9 timers, ADC and communication interfaces, 1.8 V

Datasheet - production data

#### **Features**

- Core: ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M0 CPU, frequency up to 48 MHz
- Memories
  - 32 Kbytes of Flash memory
  - 4 Kbytes of SRAM with HW parity
- CRC calculation unit
- Power management
  - Digital and I/Os supply:  $V_{DD}$  = 1.8 V ±8%
  - Analog supply: V<sub>DDA</sub> = from V<sub>DD</sub> to 3.6 V
  - Low power modes: Sleep, Stop
  - V<sub>BAT</sub> supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x6 PLL option
  - Internal 40 kHz RC oscillator
- Up to 38 fast I/Os
  - All mappable on external interrupt vectors
  - Up to 25 I/Os with 5 V tolerant capability
- 5-channel DMA controller
- 1 × 12-bit, 1.0 μs ADC (up to 10 channels)
  - Conversion range: 0 to 3.6V
  - Separate analog supply from 2.4 up to 3.6 V
- Up to 9 timers
  - 1 x 16-bit 7-channel advanced-control timer for 6 channels PWM output, with deadtime generation and emergency stop
  - 1 x 32-bit and 1 x 16-bit timer, with up to 4 IC/OC, usable for IR control decoding
  - 1 x 16-bit timer, with 2 IC/OC, 1 OCN, deadtime generation and emergency stop
  - 1 x 16-bit timer, with IC/OC and OCN, deadtime generation, emergency stop and modulator gate for IR control



- 1 x 16-bit timer with 1 IC/OC
- Independent and system watchdog timers
- SysTick timer: 24-bit downcounter
- Calendar RTC with alarm and periodic wakeup from Stop
- · Communication interfaces
  - 1 x I<sup>2</sup>C interface, supporting Fast Mode Plus (1 Mbit/s) with extra current sink, SMBus/PMBus, and wakeup from Stop mode
  - 1 x USART supporting master synchronous SPI and modem control, ISO7816 interface, LIN, IrDA capability, auto baud rate detection and wakeup feature
  - 1 x SPI (18 Mbit/s) with 4 to 16 programmable bit frames, with I<sup>2</sup>S interface multiplexed
- Serial wire debug (SWD)
- 96-bit unique ID
- Extended temperature range: -40 to +105°C
- All packages ECOPACK<sup>®</sup>2

Table 1. Device summary

Reference	Part number
STM32F038x6	STM32F038C6, STM32F038E6, STM32F038F6, STM32F038G6, STM32F038K6

Contents STM32F038x6

# **Contents**

1	Intro	duction		. 8
2	Desc	ription		. 9
3	Func	tional o	verview	. 11
	3.1	ARM®-	Cortex <sup>®</sup> -M0 core	.11
	3.2	Memor	ies	.11
	3.3	Boot m	odes	.11
	3.4	Cyclic r	edundancy check calculation unit (CRC)	12
	3.5		management	
		3.5.1	Power supply schemes	. 12
		3.5.2	Power-on reset	. 12
		3.5.3	Low-power modes	. 12
	3.6	Clocks	and startup	13
	3.7	Genera	ıl-purpose inputs/outputs (GPIOs)	14
	3.8	Direct r	memory access controller (DMA)	15
	3.9	Interrup	ots and events	15
		3.9.1	Nested vectored interrupt controller (NVIC)	. 15
		3.9.2	Extended interrupt/event controller (EXTI)	. 15
	3.10	Analog	-to-digital converter (ADC)	. 15
		3.10.1	Temperature sensor	. 16
		3.10.2	Internal voltage reference (V <sub>REFINT</sub> )	. 16
		3.10.3	V <sub>BAT</sub> battery voltage monitoring	. 16
	3.11	Timers	and watchdogs	. 17
		3.11.1	Advanced-control timer (TIM1)	
			General-purpose timers (TIM2, 3, 14, 16, 17)	
		3.11.3	Independent watchdog (IWDG)	
		3.11.4	System window watchdog (WWDG)	
	0.40	3.11.5	SysTick timer	
	3.12		me clock (RTC) and backup registers	
	3.13		tegrated circuit interface (I <sup>2</sup> C)	
	3.14		sal synchronous/asynchronous receiver/transmitter (USART)	
	3.15	Serial p	peripheral interface (SPI) / Inter-integrated sound interface (I <sup>2</sup> S) .	21



	3.16	Serial v	wire debug port (SW-DP)	. 22
4	Pino	uts and	pin description	. 23
5	Mem	ory ma	oping	. 33
6	Elect	rical ch	aracteristics	. 36
	6.1	Parame	eter conditions	. 36
		6.1.1	Minimum and maximum values	. 36
		6.1.2	Typical values	. 36
		6.1.3	Typical curves	. 36
		6.1.4	Loading capacitor	. 36
		6.1.5	Pin input voltage	. 36
		6.1.6	Power supply scheme	. 37
		6.1.7	Current consumption measurement	. 38
	6.2	Absolu	te maximum ratings	. 39
	6.3	Operat	ing conditions	. 41
		6.3.1	General operating conditions	. 41
		6.3.2	Operating conditions at power-up / power-down	. 41
		6.3.3	Embedded reference voltage	. 42
		6.3.4	Supply current characteristics	. 42
		6.3.5	Wakeup time from low-power mode	. 52
		6.3.6	External clock source characteristics	. 52
		6.3.7	Internal clock source characteristics	. 56
		6.3.8	PLL characteristics	. 59
		6.3.9	Memory characteristics	. 59
		6.3.10	EMC characteristics	. 60
		6.3.11	Electrical sensitivity characteristics	. 61
		6.3.12	I/O current injection characteristics	. 62
		6.3.13	I/O port characteristics	. 63
		6.3.14	NRST and NPOR pin characteristics	. 68
		6.3.15	12-bit ADC characteristics	. 69
		6.3.16	Temperature sensor characteristics	. 73
		6.3.17	V <sub>BAT</sub> monitoring characteristics	. 73
		6.3.18	Timer characteristics	. 73
		6.3.19	Communication interfaces	. 74

Contents STM32F038x6

7	Pack	age inf	ormation	80
	7.1	LQFP	48 package information	80
	7.2	UFQF	PN32 package information	82
	7.3	UFQF	PN28 package information	86
	7.4	WLCS	P25 package information	89
	7.5	TSSO	P20 package information	92
	7.6	Therm	al characteristics	95
		7.6.1	Reference document	95
		7.6.2	Selecting the product temperature range	96
8	Ord	ering in	formation	98
a	Revi	eion hie	story	QC

DocID026079 Rev 4

STM32F038x6 List of tables

# List of tables

Table 1.	Device summary	1
Table 2.	STM32F038x6 family device features and peripheral counts	9
Table 3.	Temperature sensor calibration values	
Table 4.	Internal voltage reference calibration values	16
Table 5.	Timer feature comparison	17
Table 6.	Comparison of I <sup>2</sup> C analog and digital filters	20
Table 7.	STM32F038x6 I <sup>2</sup> C implementation	20
Table 8.	STM32F038x6 USART implementation	21
Table 9.	STM32F038x6 SPI/I2S implementation	21
Table 10.	Legend/abbreviations used in the pinout table	26
Table 11.	Pin definitions	
Table 12.	Alternate functions selected through GPIOA_AFR registers for port A	
Table 13.	Alternate functions selected through GPIOB_AFR registers for port B	
Table 14.	STM32F038x6 peripheral register boundary addresses	34
Table 15.	Voltage characteristics	
Table 16.	Current characteristics	
Table 17.	Thermal characteristics	
Table 18.	General operating conditions	
Table 19.	Operating conditions at power-up / power-down	
Table 20.	Embedded internal reference voltage	
Table 21.	Typical and maximum current consumption from $V_{DD}$ supply at $VDD = 1.8 V \dots$	
Table 22.	Typical and maximum current consumption from the $V_{\text{DDA}}$ supply	
Table 23.	Typical and maximum consumption in Stop mode	
Table 24.	Typical and maximum current consumption from the V <sub>BAT</sub> supply	46
Table 25.	Typical current consumption, code executing from Flash memory,	
	running from HSE 8 MHz crystal	
Table 26.	Switching output I/O current consumption	
Table 27.	Peripheral current consumption	
Table 28.	Low-power mode wakeup timings	
Table 29.	High-speed external user clock characteristics	
Table 30.	Low-speed external user clock characteristics	
Table 31.	HSE oscillator characteristics	
Table 32.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 33.	HSI oscillator characteristics	
Table 34.	HSI14 oscillator characteristics	
Table 35.	LSI oscillator characteristics	
Table 36.	PLL characteristics	
Table 37.	Flash memory characteristics	
Table 38.	Flash memory endurance and data retention	
Table 39.	EMS characteristics	
Table 40.	EMI characteristics	
Table 41.	ESD absolute maximum ratings	
Table 42.	Electrical sensitivities	
Table 43.	I/O current injection susceptibility	
Table 44.	I/O static characteristics	
Table 45.	Output voltage characteristics	
Table 46.	I/O AC characteristics	
Table 47.	NRST pin characteristics	68



List of tables STM32F038x6

Table 48.	NPOR pin characteristics	69
Table 49.	ADC characteristics	69
Table 50.	$R_{AIN}$ max for $f_{ADC}$ = 14 MHz	70
Table 51.	ADC accuracy	71
Table 52.	TS characteristics	73
Table 53.	V <sub>BAT</sub> monitoring characteristics	73
Table 54.	TIMx characteristics	73
Table 55.	IWDG min/max timeout period at 40 kHz (LSI)	74
Table 56.	WWDG min/max timeout value at 48 MHz (PCLK)	74
Table 57.	I <sup>2</sup> C analog filter characteristics	75
Table 58.	SPI characteristics	
Table 59.	I <sup>2</sup> S characteristics	77
Table 60.	LQFP48 package mechanical data	81
Table 61.	UFQFPN32 package mechanical data	84
Table 62.	UFQFPN28 package mechanical data	86
Table 63.	WLCSP25 package mechanical data	89
Table 64.	WLCSP25 recommended PCB design rules	90
Table 65.	TSSOP20 package mechanical data	92
Table 66.	Package thermal characteristics	
Table 67.	Ordering information scheme	98
Table 68.	Document revision history	99

STM32F038x6 List of figures

# **List of figures**

Figure 1.	Block diagram	10
Figure 2.	Clock tree	
Figure 3.	LQFP48 package pinout	23
Figure 4.	UFQFPN32 package pinout	
Figure 5.	UFQFPN28 package pinout	
Figure 6.	WLCSP25 package pinout	
Figure 7.	TSSOP20 package pinout	
Figure 8.	STM32F038x6 memory map	
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme	
Figure 12.	Current consumption measurement scheme	
Figure 13.	High-speed external clock source AC timing diagram	
Figure 14.	Low-speed external clock source AC timing diagram	
Figure 15.	Typical application with an 8 MHz crystal	
Figure 16.	Typical application with a 32.768 kHz crystal	
Figure 17.	HSI oscillator accuracy characterization results for soldered parts	
Figure 18.	HSI14 oscillator accuracy characterization results	
Figure 19.	TC and TTa I/O input characteristics	
Figure 20.	Five volt tolerant (FT and FTf) I/O input characteristics	
Figure 21.	I/O AC characteristics definition	
Figure 22.	Recommended NRST pin protection	
Figure 23.	ADC accuracy characteristics	
Figure 24.	Typical connection diagram using the ADC	
Figure 25.	SPI timing diagram - slave mode and CPHA = 0	
Figure 26.	SPI timing diagram - slave mode and CPHA = 1	
Figure 27.	SPI timing diagram - master mode	
Figure 28.	I <sup>2</sup> S slave timing diagram (Philips protocol)	
Figure 29.	I <sup>2</sup> S master timing diagram (Philips protocol)	
Figure 30.	LQFP48 package outline	
Figure 31.	Recommended footprint for LQFP48 package	
Figure 32.	LQFP48 package marking example	
Figure 33.	UFQFPN32 package outline	
Figure 34.	Recommended footprint for UFQFPN32 package	
Figure 35.	UFQFPN32 package marking example	
Figure 36.	UFQFPN28 package outline	
Figure 37.	Recommended footprint for UFQFPN28 package	
Figure 38.	UFQFPN28 package marking example	
Figure 39.	WLCSP25 package outline	
Figure 40.	Recommended footprint for WLCSP25 package	90
Figure 41.	WLCSP25 package marking example	
Figure 42.	TSSOP20 package outline	
Figure 43.	Recommended footprint for TSSOP20 package	
Figure 44.	TSSOP20 package marking example	
Figure 44.	ISSOP20 package marking example	94



Introduction STM32F038x6

## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F038x6 microcontrollers.

This document should be read in conjunction with the STM32F0xxxx reference manual (RM0091). The reference manual is available from the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M0 core, please refer to the Cortex<sup>®</sup>-M0 Technical Reference Manual, available from the www.arm.com website.



STM32F038x6 Description

## 2 Description

The STM32F038x6 microcontrollers incorporate the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (32 Kbytes of Flash memory and 4 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. All devices offer standard communication interfaces (one I<sup>2</sup>C, one SPI/ I<sup>2</sup>S and one USART), one 12-bit ADC, five 16-bit timers, one 32-bit timer and an advanced-control PWM timer.

The STM32F038x6 microcontrollers operate in the -40 to +85  $^{\circ}$ C and -40 to +105  $^{\circ}$ C temperature ranges at a 1.8 V ± 8% power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F038x6 microcontrollers include devices in five different packages ranging from 20 pins to 48 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F038x6 microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.

Table 2. STM32F038x6 family device features and peripheral counts

Peripheral		STM32F038Fx	STM32F038Ex	STM32F038Gx	STM32F038Kx	STM32F038Cx
Flash memory (Kbyte)				32		
SRAM	(Kbyte)			4		
Advanced control				1 (16-bit)		
Timers	General purpose			4 (16-bit) 1 (32-bit)		
	SPI [I <sup>2</sup> S] <sup>(1)</sup>		1 [1]			
Comm.	I <sup>2</sup> C	1				
III.CIII.CO	USART	1				
12-bit ADC (number of channels)		1 (8 ext. + 3 int.)	(9 ext.	1 + 3 int.)	1 (10 ext. +	3 int.)
GP	lOs	14	19	22	26	38
Max. CPU frequency			48 MHz			
Operating voltage $V_{DD} = 1.8 \text{ V} \pm 8\%$ , $V_{DDA} = \text{from } V_{DD}$ to		om V <sub>DD</sub> to 3.6 V				
Operating temperature				•	to 85°C / -40°C to 10 5°C / -40°C to 125°C	
Packages		TSSOP20	WLCSP25	UFQFPN28	UFQFPN32	LQFP48

<sup>1.</sup> The SPI interface can be used either in SPI mode or in I<sup>2</sup>S audio mode.

Description STM32F038x6

SWCLK SWDIO as AF Serial Wire V<sub>DD</sub> = 1.8 V ±8% Debug POWER  $V_{DD18}$ Vss Flash Or memory interface Flash GPI 32 KB 32-bit @ V<sub>DD</sub> CORTEX-M0 CPU f<sub>MAX</sub> = 48 MHz SUPPLY SUPERVISION POR **←** NPOR NRST SRAM 4 KB SRAM controller Bus matrix Reset ◀ **NPOR** NVIC Int 🗲  $V_{DDA}$ @ Vnna V<sub>SSA</sub> HSI14 RC 14 MHz HSI RC 8 MHz PLLCLK PLL LSI GP DMA RC 40 kHz XTAL OSC OSC\_IN 5 channels 4-32 MHz OSC\_OUT Ind. Window WDG RESET & CLOCK CONTROL POR ⊋°n∧ PA[15:0] < GPIO port A V<sub>BAT</sub> = 1.65 to 3.6 V @ V<sub>BAT</sub> OSC32\_IN OSC32\_OUT AHB decoder XTAL32 kHz PB[15:0] GPIO port B System and peripheral clocks GPIO port C Backup 1 TAMPER-RTC PC[15:13] < RTC reg (ALARM OUT) PF[7:6,1:0] GPIO port F CRC RTC interface 4 channels PWM TIMER 1 3 compl. channels BRK, ETR input as AF AHB APB TIMER 2 32-bit 4 ch., ETR as AF 4 ch., ETR as AF EXT. IT WKUP 38 AF TIMER 14 1 channel as AF MOSI/SD MISO/MCK SCK/CK NSS/WS as AF 1 channel TIMER 16 1 compl, BRK as AF SPI1/I2S1 Window WDG 1 channel 1 compl, BRK as AF TIMER 17 IR\_OUT as AF DBGMCU Temp. sensor 10x IF RX, TX,CTS, RTS, CK as AF AD input 12-bit ADC SYSCFG IF USART1  $V_{DDA}$   $V_{SSA}$ SCL, SDA, SMBA (extra mA FM+) as AF I2C1 @ V<sub>DDA</sub> Power domain of analog blocks :  $V_{BAT}$ V<sub>DD</sub>  $V_{DDA}$ MSv30994V4

Figure 1. Block diagram



## 3 Functional overview

Figure 1 shows the general block diagram of the STM32F038x6 devices.

## 3.1 ARM®-Cortex®-M0 core

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM<sup>®</sup> Cortex<sup>®</sup>-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F038x6 devices embed ARM core and are compatible with all ARM tools and software.

#### 3.2 Memories

The device has the following features:

- 4 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
  - 32 Kbytes of embedded Flash memory for programs and data
  - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex<sup>®</sup>-M0 serial wire) and boot in RAM selection disabled

#### 3.3 Boot modes

At startup, the boot pin and boot selector option bit are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10.

## 3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a CRC-32 (Ethernet) polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

## 3.5 Power management

### 3.5.1 Power supply schemes

- V<sub>DD</sub> = V<sub>DDIO1</sub> = 1.8 V ± 8%: external power supply for I/Os (V<sub>DDIO1</sub>) and digital logic. It is provided externally through VDD pins.
- V<sub>DDA</sub> = from V<sub>DD</sub> to 3.6 V: external analog power supply for ADC, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the ADC is used). It is provided externally through VDDA pin. The V<sub>DDA</sub> voltage level must be always greater or equal to the V<sub>DD</sub> voltage level and must be established first.
- V<sub>BAT</sub> = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

For more details on how to connect power pins, refer to Figure 11: Power supply scheme.

#### 3.5.2 Power-on reset

To guarantee a proper power-on reset, the NPOR pin must be held low until  $V_{DD}$  is stable. When  $V_{DD}$  is stable, the reset state can be exited either by:

- putting the NPOR pin in high impedance (NPOR pin has an internal pull-up), or by
- forcing the pin to high level by connecting it to V<sub>DDA</sub>

#### 3.5.3 Low-power modes

The STM32F038x6 microcontrollers support two low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### Stop mode

Stop mode achieves very low power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The device can be woken up from Stop mode by any of the EXTI lines. The EXTI line source can be one of the 16 external lines, RTC, I2C1 or USART1.

USART1 and I2C1 peripherals can be configured to enable the HSI RC oscillator so as to get clock for processing incoming data.



Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop mode.

## 3.6 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.




Figure 2. Clock tree

## 3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

5//

## 3.8 Direct memory access controller (DMA)

The 5-channel general-purpose DMAs manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMA supports circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPIx, I2Sx, I2Cx, USARTx, all TIMx timers (except TIM14) and ADC.

## 3.9 Interrupts and events

#### 3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex -M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.9.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests and wake-up the system. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 38 GPIOs can be connected to the 16 external interrupt lines.

## 3.10 Analog-to-digital converter (ADC)

The 12-bit analog-to-digital converter has up to 10 external and 3 internal (temperature sensor, voltage reference, VBAT voltage measurement) channels and performs conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

#### 3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{\text{SENSE}}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = 3.3 V (± 10 mV)	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at a temperature of 110 °C (± 5 °C), V <sub>DDA</sub> = 3.3 V (± 10 mV)	0x1FFF F7C2 - 0x1FFF F7C3

Table 3. Temperature sensor calibration values

## 3.10.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table is internal contage reference can be also as a second			
Calibration value name	Description	Memory address	
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = 3.3 V (± 10 mV)	0x1FFF F7BA - 0x1FFF F7BB	

Table 4. Internal voltage reference calibration values

## 3.10.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC\_IN18. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the  $V_{BAT}$  pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the  $V_{BAT}$  voltage.



## 3.11 Timers and watchdogs

The STM32F038x6 devices include up to five general-purpose timers and an advanced control timer.

*Table 5* compares the features of the different timers.

**DMA** Counter Counter **Prescaler** Capture/compare Complementary **Timer Timer** request resolution factor channels outputs type type generation integer from Advanced Up, down, TIM1 16-bit Yes 4 3 control up/down 1 to 65536 Up. down. integer from TIM2 32-bit Yes 4 up/down 1 to 65536 Up, down, integer from TIM3 16-bit Yes 4 1 to 65536 up/down General purpose integer from TIM14 16-bit Up No 1 1 to 65536 TIM16 integer from 16-bit 1 Up Yes 1 TIM17 1 to 65536

Table 5. Timer feature comparison

#### 3.11.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM generation (edge or center-aligned modes)
- one-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

## 3.11.2 General-purpose timers (TIM2, 3, 14, 16, 17)

There are five synchronizable general-purpose timers embedded in the STM32F038x6 devices (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

#### TIM2, TIM3

STM32F038x6 devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advanced-control timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

#### **TIM14**

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

#### TIM16 and TIM17

Both timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

They each have a single channel for input capture/output compare, PWM or one-pulse mode output.

TIM16 and TIM17 have a complementary output with dead-time generation and independent DMA request generation.

Their counters can be frozen in debug mode.

#### 3.11.3 Independent watchdog (IWDG)

The independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop mode. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.11.4 System window watchdog (WWDG)

The system window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the APB clock (PCLK). It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.11.5 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- a 24-bit down counter
- autoreload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source (HCLK or HCLK/8)

## 3.12 Real-time clock (RTC) and backup registers

The RTC and the five backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are five 32-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present. They are not reset by a system or power reset.

The RTC is an independent BCD timer/counter. Its main features are the following:

- calendar with subseconds, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- automatic correction for 28, 29 (leap year), 30, and 31 day of the month
- programmable alarm with wake up from Stop mode capability
- on-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize the RTC with a master clock
- digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop mode on tamper event detection
- timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop mode on timestamp event detection
- reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision

The RTC clock sources can be:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 40 kHz)
- the high-speed external clock divided by 32

## 3.13 Inter-integrated circuit interface (I<sup>2</sup>C)

The I<sup>2</sup>C interface (I2C1) can operate in multimaster or slave modes. It can support Standard mode (up to 100 kbit/s), Fast mode (up to 400 kbit/s) and Fast Mode Plus (up to 1 Mbit/s) with extra output drive.

It supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (two addresses, one with configurable mask). It also includes programmable analog and digital noise filters.

**Analog filter Digital filter Aspect** Pulse width of Programmable length from 1 to 15 ≥ 50 ns suppressed spikes I2Cx peripheral clocks –Extra filtering capability vs. **Benefits** Available in Stop mode standard requirements -Stable length Wakeup from Stop on address Variations depending on Drawbacks match is not available when digital temperature, voltage, process filter is enabled.

Table 6. Comparison of I<sup>2</sup>C analog and digital filters

In addition, I2C1 provides hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C peripheral can be served by the DMA controller.

I<sup>2</sup>C features<sup>(1)</sup> **I2C1** 7-bit addressing mode Χ 10-bit addressing mode Χ Χ Standard mode (up to 100 kbit/s) Fast mode (up to 400 kbit/s) Χ Χ Fast Mode Plus with extra output drive I/Os (up to 1 Mbit/s) Χ Independent clock **SMBus** Χ Х Wakeup from STOP

Table 7. STM32F038x6 I<sup>2</sup>C implementation

# 3.14 Universal synchronous/asynchronous receiver/transmitter (USART)

The device embeds one universal synchronous/asynchronous receiver/transmitter (USART1) which communicates at speeds of up to 6 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 DE signals, multiprocessor communication mode, master synchronous communication and single-wire half-duplex communication mode. USART1 supports also SmartCard communication (ISO 7816), IrDA SIR ENDEC, LIN Master/Slave capability and auto baud rate feature, and has a clock domain independent of the CPU clock, allowing to wake up the MCU from Stop mode.

The USART interface can be served by the DMA controller.

X = supported.

Table 8. STM32F038x6 USART implementation

USART modes/features <sup>(1)</sup>	USART1
Hardware flow control for modem	Х
Continuous communication using DMA	Х
Multiprocessor communication	Х
Synchronous mode	Х
Smartcard mode	Х
Single-wire half-duplex communication	Х
IrDA SIR ENDEC block	Х
LIN mode	Х
Dual clock domain and wakeup from Stop mode	Х
Receiver timeout interrupt	Х
Modbus communication	Х
Auto baud rate detection	Х
Driver Enable	Х

<sup>1.</sup> X = supported.

# 3.15 Serial peripheral interface (SPI) / Inter-integrated sound interface (I<sup>2</sup>S)

The SPI is able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

One standard I<sup>2</sup>S interface (multiplexed with SPI1) supporting four different audio standards can operate as master or slave at half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.

Table 9. STM32F038x6 SPI/I<sup>2</sup>S implementation

SPI features <sup>(1)</sup>	SPI
Hardware CRC calculation	X
Rx/Tx FIFO	X
NSS pulse mode	Х
I <sup>2</sup> S mode	X
TI mode	X

<sup>1.</sup> X = supported.

# 3.16 Serial wire debug port (SW-DP)

An ARM SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.



## 4 Pinouts and pin description

Figure 3. LQFP48 package pinout







Figure 4. UFQFPN32 package pinout



Top view PB7 PB6 PB4 PB3 PA15 PA14 BOOT0 1 21 PA13 PF0-OSC\_IN 2 PA10 PF1-OSC\_OUT 19 🗆 PA9 4 UFQFPN2818 PA8 NRST VDDA 5 VDD PA0 \_\_\_\_6 VSS 16 🤃 PA1 15 **NPOR** PA2 PA3 PA4 PA5 PA6 PA7 MSv34968V2

Figure 5. UFQFPN28 package pinout





 The above figure shows the package in top view, changing from bottom view in the previous document versions.



Figure 7. TSSOP20 package pinout

