

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










STM32F103x4 STM32F103x6

Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 com. interfaces

Datasheet - production data

Features

- ARM 32-bit Cortex[™]-M3 CPU Core
 - 72 MHz maximum frequency,
 1.25 DMIPS/MHz (Dhrystone 2.1)
 performance at 0 wait state memory access
 - Single-cycle multiplication and hardware division
- Memories
 - 16 or 32 Kbytes of Flash memory
 - 6 or 10 Kbytes of SRAM
- Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR, and programmable voltage detector (PVD)
 - 4-to-16 MHz crystal oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC
 - PLL for CPU clock
 - 32 kHz oscillator for RTC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - V_{BAT} supply for RTC and backup registers
- 2 x 12-bit, 1 μs A/D converters (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Dual-sample and hold capability
 - Temperature sensor
- DMA
 - 7-channel DMA controller
 - Peripherals supported: timers, ADC, SPIs, I²Cs and USARTs
- Up to 51 fast I/O ports
 - 26/37/51 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant



- Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
- 6 timers
 - Two 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 16-bit, motor control PWM timer with deadtime generation and emergency stop
 - 2 watchdog timers (Independent and Window)
 - SysTick timer 24-bit downcounter
- 6 communication interfaces
 - 1 x I²C interface (SMBus/PMBus)
 - 2 x USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - 1 x SPI (18 Mbit/s)
 - CAN interface (2.0B Active)
 - USB 2.0 full-speed interface
- CRC calculation unit, 96-bit unique ID
- Packages are ECOPACK[®]

Table 1. Device summary

Reference	Part number
STM32F103x4	STM32F103C4, STM32F103R4, STM32F103T4
STM32F103x6	STM32F103C6, STM32F103R6, STM32F103T6

Contents

1	Intro	duction	l	9			
2	Des	cription		. 10			
	2.1	Device	overview	11			
	2.2	Full co	mpatibility throughout the family	. 14			
	2.3		/iew				
		2.3.1	ARM [®] Cortex™-M3 core with embedded Flash and SRAM				
		2.3.2	Embedded Flash memory				
		2.3.3	CRC (cyclic redundancy check) calculation unit				
		2.3.4	Embedded SRAM				
		2.3.5	Nested vectored interrupt controller (NVIC)				
		2.3.6	External interrupt/event controller (EXTI)				
		2.3.7	Clocks and startup				
		2.3.8	Boot modes	16			
		2.3.9	Power supply schemes	16			
		2.3.10	Power supply supervisor	16			
		2.3.11	Voltage regulator	17			
		2.3.12	Low-power modes	17			
		2.3.13	DMA				
		2.3.14	RTC (real-time clock) and backup registers	18			
		2.3.15	Timers and watchdogs	18			
		2.3.16	l ² C bus	20			
		2.3.17	Universal synchronous/asynchronous receiver transmitter (USART)	20			
		2.3.18	Serial peripheral interface (SPI)	20			
		2.3.19	Controller area network (CAN)	20			
		2.3.20	Universal serial bus (USB)	20			
		2.3.21	GPIOs (general-purpose inputs/outputs)	21			
		2.3.22	ADC (analog-to-digital converter)	21			
		2.3.23	Temperature sensor	21			
		2.3.24	Serial wire JTAG debug port (SWJ-DP)	21			
3	Pino	uts and	pin description	. 22			
4	Mem	nory ma	pping	. 29			



5	Electr	ical cha	aracteristics	30
	5.1	Parame	ter conditions	30
		5.1.1	Minimum and maximum values	. 30
		5.1.2	Typical values	. 30
		5.1.3	Typical curves	. 30
		5.1.4	Loading capacitor	. 30
		5.1.5	Pin input voltage	. 30
		5.1.6	Power supply scheme	. 31
		5.1.7	Current consumption measurement	. 32
	5.2	Absolute	e maximum ratings	32
	5.3	Operatir	ng conditions	33
		5.3.1	General operating conditions	. 33
		5.3.2	Operating conditions at power-up / power-down	. 34
		5.3.3	Embedded reset and power control block characteristics	. 34
		5.3.4	Embedded reference voltage	. 36
		5.3.5	Supply current characteristics	. 36
		5.3.6	External clock source characteristics	. 46
		5.3.7	Internal clock source characteristics	. 50
		5.3.8	PLL characteristics	. 52
		5.3.9	Memory characteristics	. 52
		5.3.10	EMC characteristics	. 53
		5.3.11	Absolute maximum ratings (electrical sensitivity)	. 55
		5.3.12	I/O current injection characteristics	. 56
		5.3.13	I/O port characteristics	. 57
		5.3.14	NRST pin characteristics	. 62
		5.3.15	TIM timer characteristics	. 63
		5.3.16	Communications interfaces	. 64
		5.3.17	CAN (controller area network) interface	. 69
		5.3.18	12-bit ADC characteristics	. 70
		5.3.19	Temperature sensor characteristics	. 74
6	Packa	ige info	rmation	75
	6.1	VFQFPI	N36 Package	75
	6.2		N48 package information	
	6.3		package information	
	6.4	IFBGA	64 package information	გე



^ -		
Co	nte	ents

STM32F103x4, STM32F103x6

8	Revis	ion hist	ory	96
7	Order	ing info	rmation scheme	95
		6.6.2	Selecting the product temperature range	93
		6.6.1	Reference document	92
	6.6	Thermal	characteristics	92
	6.5	LQFP48	package information	88

List of tables

Table 1.	Device summary	1
Table 2.	STM32F103xx low-density device features and peripheral counts	
Table 3.	STM32F103xx family	
Table 4.	Timer feature comparison	
Table 5.	Low-density STM32F103xx pin definitions	
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics	
Table 9.	General operating conditions	
Table 10.	Operating conditions at power-up / power-down	
Table 11.	Embedded reset and power control block characteristics.	
Table 12.	Embedded internal reference voltage	
Table 13.	Maximum current consumption in Run mode, code with data processing	,,
Table 10.	running from Flash	37
Table 14.	Maximum current consumption in Run mode, code with data processing	,
14515 11.	running from RAM	37
Table 15.	Maximum current consumption in Sleep mode, code running from Flash	,
Table 10.	or RAM	39
Table 16.	Typical and maximum current consumptions in Stop and Standby modes	
Table 17.	Typical current consumption in Run mode, code with data processing	
	running from Flash	43
Table 18.	Typical current consumption in Sleep mode, code running from Flash or	
	RAM	14
Table 19.	Peripheral current consumption	
Table 20.	High-speed external user clock characteristics	
Table 21.	Low-speed external user clock characteristics	
Table 22.	HSE 4-16 MHz oscillator characteristics	
Table 23.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 24.	HSI oscillator characteristics.	
Table 25.	LSI oscillator characteristics	
Table 26.	Low-power mode wakeup timings	
Table 27.	PLL characteristics	
Table 28.	Flash memory characteristics	
Table 29.	Flash memory endurance and data retention	
Table 30.	EMS characteristics	
Table 31.	EMI characteristics	
Table 32.	ESD absolute maximum ratings	
Table 33.	Electrical sensitivities	
Table 34.	I/O current injection susceptibility	56
Table 35.	I/O static characteristics	
Table 36.	Output voltage characteristics	
Table 37.	I/O AC characteristics	
Table 38.	NRST pin characteristics	
Table 39.	TIMx characteristics	
Table 40.	I ² C characteristics	
Table 41.	SCL frequency (f _{PCLK1} = 36 MHz.,V _{DD I2C} = 3.3 V)	35
Table 42.	SPI characteristics	36
Table 43.	USB startup time.	



Table 44.	USB DC electrical characteristics	60
Table 45.	USB: Full-speed electrical characteristics	
Table 46.	ADC characteristics	
Table 47.	R_{AIN} max for $f_{ADC} = 14$ MHz	
Table 48.	ADC accuracy - limited test conditions	71
Table 49.	ADC accuracy	72
Table 50.	TS characteristics	
Table 51.	VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch	
	quad flat package mechanical data	76
Table 52.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	80
Table 53.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat	
	package mechanical data	82
Table 54.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball	
	grid array package mechanical data	85
Table 55.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	
Table 56.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	89
Table 57.	Package thermal characteristics	
Table 58.	Ordering information scheme	
Table 59.	Document revision history	



List of figures

Figure 1.	STM32F103xx performance line block diagram	12
Figure 2.	Clock tree	
Figure 3.	STM32F103xx performance line LQFP64 pinout	
Figure 4.	STM32F103xx performance line TFBGA64 ballout	
Figure 5.	STM32F103xx performance line LQFP48 pinout	
Figure 6.	STM32F103xx performance line UFQFPN48 pinout	
Figure 7.	STM32F103xx performance line VFQFPN36 pinout	
Figure 8.	Memory map	
Figure 9.	Pin loading conditions	
Figure 10.	Pin input voltage	
Figure 11.	Power supply scheme	
Figure 12.	Current consumption measurement scheme	
Figure 13.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
J	code with data processing running from RAM, peripherals enabled	38
Figure 14.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
Ü	code with data processing running from RAM, peripherals disabled	38
Figure 15.	Typical current consumption on V _{BAT} with RTC on versus temperature at different	
Ü	V _{BAT} values	40
Figure 16.	Typical current consumption in Stop mode with regulator in Run mode versus	
Ü	temperature at V _{DD} = 3.3 V and 3.6 V	41
Figure 17.	Typical current consumption in Stop mode with regulator in Low-power mode versus	
· ·	temperature at V _{DD} = 3.3 V and 3.6 V	41
Figure 18.	Typical current consumption in Standby mode versus temperature at	
· ·	V _{DD} = 3.3 V and 3.6 V	. 42
Figure 19.	High-speed external clock source AC timing diagram	
Figure 20.	Low-speed external clock source AC timing diagram	
Figure 21.	Typical application with an 8 MHz crystal	
Figure 22.	Typical application with a 32.768 kHz crystal	
Figure 23.	Standard I/O input characteristics - CMOS port	
Figure 24.	Standard I/O input characteristics - TTL port	. 58
Figure 25.	5 V tolerant I/O input characteristics - CMOS port	59
Figure 26.	5 V tolerant I/O input characteristics - TTL port	59
Figure 27.	I/O AC characteristics definition	62
Figure 28.	Recommended NRST pin protection	63
Figure 29.	I ² C bus AC waveforms and measurement circuit	65
Figure 30.	SPI timing diagram - slave mode and CPHA = 0	67
Figure 31.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	67
Figure 32.	SPI timing diagram - master mode ⁽¹⁾	68
Figure 33.	USB timings: definition of data signal rise and fall time	69
Figure 34.	ADC accuracy characteristics	
Figure 35.	Typical connection diagram using the ADC	73
Figure 36.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	73
Figure 37.	Power supply and reference decoupling(V _{REF+} connected to V _{DDA})	
Figure 38.	VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch	
	quad flat package outline	. 75
Figure 39.	VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch	
	quad flat package recommended footprint	
Figure 40.	VFQFPN36 marking example (package view)	78



79
80
81
82
83
84
85
86
87
88
90
91
94



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F103x4 and STM32F103x6 low-density performance line microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family, please refer to Section 2.2: Full compatibility throughout the family.

The low-density STM32F103xx datasheet should be read in conjunction with the low-, medium- and high-density STM32F10xxx reference manual.

The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex[™]-M3 core please refer to the Cortex[™]-M3 Technical Reference Manual, available from the www.arm.com website.





2 Description

The STM32F103x4 and STM32F103x6 performance line family incorporates the high-performance ARM® Cortex™-M3 32-bit RISC core operating at a 72 MHz frequency, high-speed embedded memories (Flash memory up to 32 Kbytes and SRAM up to 6 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, three general purpose 16-bit timers plus one PWM timer, as well as standard and advanced communication interfaces: up to two I²Cs and SPIs, three USARTs, an USB and a CAN.

The STM32F103xx low-density performance line family operates from a 2.0 to 3.6 V power supply. It is available in both the –40 to +85 °C temperature range and the –40 to +105 °C extended temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F103xx low-density performance line family includes devices in four different package types: from 36 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F103xx low-density performance line microcontroller family suitable for a wide range of applications such as motor drives, application control, medical and handheld equipment, PC and gaming peripherals, GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.



2.1 Device overview

Table 2. STM32F103xx low-density device features and peripheral counts

Peripheral		STM32F103Tx		STM32F103Cx		STM32F103Rx		
Flash	Flash - Kbytes		32	16	32	16	32	
SRAI	M - Kbytes	6	10	6	10	6	10	
ırs	General-purpose	2	2	2	2	2	2	
Timers	Advanced-control		1		1		1	
	SPI	1	1	1	1	1	1	
ation	I ² C	1	1	1	1	1	1	
unica	USART	2	2	2	2	2	2	
Communication	USB	1	1	1	1	1	1	
S	CAN	1	1	1	1	1	1	
GPIO	s	26		37		51		
	t synchronized ADC per of channels	2 10 channels		2 10 channels		2 16 channels ⁽¹⁾		
CPU	frequency	72 MHz						
Operating voltage		2.0 to 3.6 V						
Operating temperatures		Ambient temperatures: -40 to +85 °C /-40 to +105 °C (see <i>Table 9</i>) Junction temperature: -40 to + 125 °C (see <i>Table 9</i>)						
Pack	ages	VFQF	PN36	LQFP48, UFQFPN48		LQFP64, TFBGA64		

^{1.} On the TFBGA64 package only 15 channels are available (one analog input pin has been replaced by 'Vref+').




Figure 1. STM32F103xx performance line block diagram

- 1. $T_A = -40$ °C to +105 °C (junction temperature up to 125 °C).
- 2. AF = alternate function on I/O port pin.

5//

8 MHz HSI RC HSI USBCLK USB 48 MHz ▶ to USB interface Prescaler /2 /1, 1.5 HCLK to AHB bus, core, memory and DMA 72 MHz max /8 ▶ to Cortex System timer SW **PLLSRC** PLLMUL FCLK Cortex free running clock HSI AHB APB1 ..., x16 SYSCLK 36 MHz max PCLK1 Prescaler x2, x3, x4 72 MHz Prescaler PLLCLK to APB1 /1, 2..512 /1, 2, 4, 8, 16 Peripheral Clock peripherals max HSE Enable (13 bits) TIM2, TIM3 to TIM2, ŢIM3 If (APB1 prescaler =1) x1 TIMXCLK P CSS ᅥ else Peripheral Clock Enable (3 bits) **PLLXTPRE** APB2 72 MHz max PCLK2 to APB2 ► Prescaler OSC_OUT /1, 2, 4, 8, 16 4-16 MHz Peripheral Clock peripherals HSE OSC Enable (11 bits) OSC_IN /2 TIM1 timer to TIM1 If (APB2 prescaler =1) x1 TIM1CLK x2 Peripheral Clock else /128 Enable (1 bit) ADC OSC32_IN to RTC LSE OSC Prescaler LSE ADCCLK RTCCLK /2, 4, 6, 8 32.768 kHz OSC32_OUT RTCSEL[1:0] to Independent Watchdog (IWDG) LSI RC LSI 40 kHz **IWDGCLK** Legend: HSE = high-speed external clock signal HSI = high-speed internal clock signal /2 Main PLLCLK LSI = low-speed internal clock signal Clock Output LSE = low-speed external clock signal MCO HSI HSE -SYSCLK ai15176

Figure 2. Clock tree

- When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.
- 2. For the USB function to be available, both HSE and PLL must be enabled, with USBCLK running at 48 MHz.
- 3. To have an ADC conversion time of 1 µs, APB2 must be at 14 MHz, 28 MHz or 56 MHz.

2.2 Full compatibility throughout the family

The STM32F103xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F103x4 and STM32F103x6 are identified as low-density devices, the STM32F103x8 and STM32F103xB are referred to as medium-density devices, and the STM32F103xC, STM32F103xD and STM32F103xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F103x8/B devices, they are specified in the STM32F103x4/6 and STM32F103xC/D/E datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like SDIO, FSMC, I²S and DAC, while remaining fully compatible with the other members of the STM32F103xx family.

The STM32F103x4, STM32F103x6, STM32F103xC, STM32F103xD and STM32F103xE are a drop-in replacement for STM32F103x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F103xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

	Low-density devices		Medium-density devices		High-density devices		
Pinout	16 KB Flash	32 KB Flash ⁽¹⁾	64 KB Flash	128 KB Flash	256 KB Flash	384 KB Flash	512 KB Flash
	6 KB RAM	10 KB RAM	20 KB RAM	20 KB RAM	48 KB RAM	64 KB RAM	64 KB RAM
144	-	-	-	-	5 × USARTs 4 × 16-bit timers, 2 × basic timers 3 × SPIs, 2 × I ² Ss, 2 × I2Cs		
100	-	-					
64	2 × USARTs 2 × 16-bit timers 1 × SPI, 1 × I ² C, USB,		3 × USARTs 3 × 16-bit timers 2 × SPIs, 2 × I ² Cs, USB,		USB, CAN, 2 × PWM timers 3 × ADCs, 2 × DACs, 1 × SDIO FSMC (100 and 144 pins)		
48	CAN, 1 × P		CAN, 1 × PWM timer 2 × ADCs		-	-	-
36	2 × ADCs				-	-	-

Table 3. STM32F103xx family

For orderable part numbers that do not show the A internal code after the temperature range code (6 or 7), the reference datasheet for electrical characteristics is that of the STM32F103x8/B medium-density devices.

2.3 Overview

2.3.1 ARM[®] Cortex[™]-M3 core with embedded Flash and SRAM

The ARM[®] Cortex™-M3 processor is the latest generation of ARM[®] processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

16 or 32 Kbytes of embedded Flash is available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

Six or ten Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead



This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 external interrupt lines.

2.3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 72 MHz. The maximum allowed frequency of the low-speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

2.3.9 Power supply schemes

- $V_{DD} = 2.0$ to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used).
 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 11: Power supply scheme.

2.3.10 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains



in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

Refer to Table 11: Embedded reset and power control block characteristics for the values of $V_{POR/PDR}$ and V_{PVD} .

2.3.11 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop mode
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.

2.3.12 Low-power modes

The STM32F103xx performance line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB wakeup.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.



2.3.13 DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose and advanced-control timers TIMx and ADC.

2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long-term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

2.3.15 Timers and watchdogs

The low-density STM32F103xx performance line devices include an advanced-control timer, two general-purpose timers, two watchdog timers and a SysTick timer.

Table 4 compares the features of the advanced-control and general-purpose timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2, TIM3	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No

Table 4. Timer feature comparison

Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as a general-purpose 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the same architecture. The advanced-control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are up to two synchronizable general-purpose timers embedded in the STM32F103xx performance line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



SysTick timer

This timer is dedicated for OS, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.3.16 I²C bus

The I²C bus interface can operate in multimaster and slave modes. It can support standard and fast modes.

It supports dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

It can be served by DMA and they support SM Bus 2.0/PM Bus.

2.3.17 Universal synchronous/asynchronous receiver transmitter (USART)

One of the USART interfaces is able to communicate at speeds of up to 4.5 Mbit/s. The other available interface communicates at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, IrDA SIR ENDEC support, are ISO 7816 compliant and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

2.3.18 Serial peripheral interface (SPI)

The SPI interface is able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPI interface can be served by the DMA controller.

2.3.19 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

2.3.20 Universal serial bus (USB)

The STM32F103xx performance line embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).



2.3.21 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

I/Os on APB2 with up to 18 MHz toggling speed.

2.3.22 ADC (analog-to-digital converter)

Two 12-bit analog-to-digital converters are embedded into STM32F103xx performance line devices and each ADC shares up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger, injection trigger, and DMA trigger respectively, to allow the application to synchronize A/D conversion and timers.

2.3.23 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC12_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.3.24 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded. and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.


3 Pinouts and pin description

V0D_3 VSS_3 PB 9 PB 8 PB 7 PB 7 PB 6 PB 4 PD2 PC11 PC12 PC11 PC11 PC19 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
1
2
3
46 PA 13
45 PA 12 PC13-TAMPER-RTC PC 14-OSC 32_IN PC 15-O SC 32_OU T 44 PA 11 43 PA 10 PD0-OS C_IN PD1-OS C_OUT NRST 42 PA 9 41 PA 8 40 PC9 PC0 LQFP64 PC1 39 PC8 38 PC7 PC2 PC3 Vssa 37 PC6 13 36 PB 15 35 PB 14 VDDA PA 0-WKUP 34 PB 13 33 PB 12 PA 1 🗖 15 PA 2 ☐ ai14392

Figure 3. STM32F103xx performance line LQFP64 pinout

4

Figure 4. STM32F103xx performance line TFBGA64 ballout



5/





Figure 5. STM32F103xx performance line LQFP48 pinout








Figure 7. STM32F103xx performance line VFQFPN36 pinout

