

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










# STM32F103x8 STM32F103xB

Medium-density performance line ARM®-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces

Datasheet - production data

## **Features**

- ARM<sup>®</sup> 32-bit Cortex<sup>®</sup>-M3 CPU Core
  - 72 MHz maximum frequency,
     1.25 DMIPS/MHz (Dhrystone 2.1)
     performance at 0 wait state memory access
  - Single-cycle multiplication and hardware division
- Memories
  - 64 or 128 Kbytes of Flash memory
  - 20 Kbytes of SRAM
- · Clock, reset and supply management
  - 2.0 to 3.6 V application supply and I/Os
  - POR, PDR, and programmable voltage detector (PVD)
  - 4-to-16 MHz crystal oscillator
  - Internal 8 MHz factory-trimmed RC
  - Internal 40 kHz RC
  - PLL for CPU clock
  - 32 kHz oscillator for RTC with calibration
- Low-power
  - Sleep, Stop and Standby modes
  - V<sub>BAT</sub> supply for RTC and backup registers
- 2 x 12-bit, 1 µs A/D converters (up to 16 channels)
  - Conversion range: 0 to 3.6 V
  - Dual-sample and hold capability
  - Temperature sensor
- DMA
  - 7-channel DMA controller
  - Peripherals supported: timers, ADC, SPIs, I<sup>2</sup>Cs and USARTs
- Up to 80 fast I/O ports
  - 26/37/51/80 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant



- Debug mode
  - Serial wire debug (SWD) & JTAG interfaces
- 7 timers
  - Three 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
  - 16-bit, motor control PWM timer with deadtime generation and emergency stop
  - 2 watchdog timers (Independent and Window)
  - SysTick timer 24-bit downcounter
- Up to 9 communication interfaces
  - Up to 2 x I<sup>2</sup>C interfaces (SMBus/PMBus)
  - Up to 3 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
  - Up to 2 SPIs (18 Mbit/s)
  - CAN interface (2.0B Active)
  - USB 2.0 full-speed interface
- CRC calculation unit, 96-bit unique ID
- Packages are ECOPACK<sup>®</sup>

Table 1. Device summary

Reference	Part number
STM32F103x8	STM32F103C8, STM32F103R8 STM32F103V8, STM32F103T8
STM32F103xB	STM32F103RB STM32F103VB, STM32F103CB, STM32F103TB

# **Contents**

1	Intro	duction		9
2	Des	cription		9
	2.1	Device	overview	. 10
	2.2	Full cor	mpatibility throughout the family	. 13
	2.3	Overvie	ew	. 14
		2.3.1	ARM® Cortex®-M3 core with embedded Flash and SRAM	14
		2.3.2	Embedded Flash memory	14
		2.3.3	CRC (cyclic redundancy check) calculation unit	14
		2.3.4	Embedded SRAM	14
		2.3.5	Nested vectored interrupt controller (NVIC)	14
		2.3.6	External interrupt/event controller (EXTI)	15
		2.3.7	Clocks and startup	15
		2.3.8	Boot modes	15
		2.3.9	Power supply schemes	15
		2.3.10	Power supply supervisor	15
		2.3.11	Voltage regulator	16
		2.3.12	Low-power modes	16
		2.3.13	DMA	17
		2.3.14	RTC (real-time clock) and backup registers	17
		2.3.15	Timers and watchdogs	17
		2.3.16	I <sup>2</sup> C bus	19
		2.3.17	Universal synchronous/asynchronous receiver transmitter (USART)	19
		2.3.18	Serial peripheral interface (SPI)	19
		2.3.19	Controller area network (CAN)	19
		2.3.20	Universal serial bus (USB)	19
		2.3.21	GPIOs (general-purpose inputs/outputs)	20
		2.3.22	ADC (analog-to-digital converter)	20
		2.3.23	Temperature sensor	20
		2.3.24	Serial wire JTAG debug port (SWJ-DP)	20
3	Pinc	uts and	pin description	. 21
4	Mem	nory map	oping	. 34



5	Elec	trical ch	aracteristics	35					
	5.1	Param	Parameter conditions						
		5.1.1	Minimum and maximum values	. 35					
		5.1.2	Typical values	. 35					
		5.1.3	Typical curves	. 35					
		5.1.4	Loading capacitor	. 35					
		5.1.5	Pin input voltage	. 35					
		5.1.6	Power supply scheme	. 36					
		5.1.7	Current consumption measurement	. 36					
	5.2	Absolu	te maximum ratings	37					
	5.3	Operat	ing conditions	38					
		5.3.1	General operating conditions	. 38					
		5.3.2	Operating conditions at power-up / power-down	. 39					
		5.3.3	Embedded reset and power control block characteristics	. 40					
		5.3.4	Embedded reference voltage	. 41					
		5.3.5	Supply current characteristics	. 41					
		5.3.6	External clock source characteristics	. 51					
		5.3.7	Internal clock source characteristics	. 55					
		5.3.8	PLL characteristics	. 57					
		5.3.9	Memory characteristics	. 57					
		5.3.10	EMC characteristics	. 58					
		5.3.11	Absolute maximum ratings (electrical sensitivity)	. 60					
		5.3.12	I/O current injection characteristics	. 61					
		5.3.13	I/O port characteristics	. 62					
		5.3.14	NRST pin characteristics	. 67					
		5.3.15	TIM timer characteristics	. 68					
		5.3.16	Communications interfaces						
		5.3.17	CAN (controller area network) interface	. 74					
		5.3.18	12-bit ADC characteristics						
		5.3.19	Temperature sensor characteristics	. 79					
6	Pack	kage info	ormation	80					
	6.1	VFQFF	PN36 6 x 6 mm, 0.5 mm pitch, package information	80					
	6.2	UFQFF	PN48 7 x 7 mm, 0.5 mm pitch, package information	84					
	6.3		100 10 x 10 mm, low-profile fine pitch ball grid array je information	87					



8	Revis	ion history 109
7	Orde	ing information scheme108
		6.9.2 Selecting the product temperature range
		6.9.1 Reference document
	6.9	Thermal characteristics
	6.8	LQFP48 7 x 7 mm, 48-pin low-profile quad flat package information 102
	6.7	TFBGA64 5 x 5 mm, thin profile fine pitch package information $\dots 99$
	6.6	LQFP64 10 x 10 mm, 64-pin low-profile quad flat package information 96 $$
	6.5	UFBGA100 7x 7 mm, ultra fine pitch ball grid array package information 93
	6.4	LQFP100 14 x 14 mm, 100-pin low-profile quad flat package information $90$



# List of tables

Table 1.	Device summary	. 1
Table 2.	STM32F103xx medium-density device features and peripheral counts	
Table 3.	STM32F103xx family	
Table 4.	Timer feature comparison	
Table 5.	Medium-density STM32F103xx pin definitions	
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics	
Table 9.	General operating conditions	
Table 10.	Operating conditions at power-up / power-down	
Table 11.	Embedded reset and power control block characteristics.	
Table 12.	Embedded internal reference voltage	
Table 13.	Maximum current consumption in Run mode, code with data processing	•
145.6 16.	running from Flash	42
Table 14.	Maximum current consumption in Run mode, code with data processing	
	running from RAM	
Table 15.	Maximum current consumption in Sleep mode, code running from Flash or RAM	
Table 16.	Typical and maximum current consumptions in Stop and Standby modes	45
Table 17.	Typical current consumption in Run mode, code with data processing	
	running from Flash	48
Table 18.	Typical current consumption in Sleep mode, code running from Flash or	
	RAM	49
Table 19.	Peripheral current consumption	50
Table 20.	High-speed external user clock characteristics	51
Table 21.	Low-speed external user clock characteristics	52
Table 22.	HSE 4-16 MHz oscillator characteristics	53
Table 23.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 24.	HSI oscillator characteristics	56
Table 25.	LSI oscillator characteristics	56
Table 26.	Low-power mode wakeup timings	57
Table 27.	PLL characteristics	57
Table 28.	Flash memory characteristics	57
Table 29.	Flash memory endurance and data retention	58
Table 30.	EMS characteristics	59
Table 31.	EMI characteristics	59
Table 32.	ESD absolute maximum ratings	60
Table 33.	Electrical sensitivities	
Table 34.	I/O current injection susceptibility	61
Table 35.	I/O static characteristics	62
Table 36.	Output voltage characteristics	65
Table 37.	I/O AC characteristics	66
Table 38.	NRST pin characteristics	67
Table 39.	TIMx characteristics	
Table 40.	I <sup>2</sup> C characteristics	69
Table 41.	SCL frequency (f <sub>PCLK1</sub> = 36 MHz.,V <sub>DD I2C</sub> = 3.3 V)	70
Table 42.	SPI characteristics	71
Table 43.	USB startup time	
Table 44.	USB DC electrical characteristics	



## List of tables

Table 45.	USB: Full-speed electrical characteristics	74
Table 46.	ADC characteristics	
Table 47.	R <sub>AIN</sub> max for f <sub>ADC</sub> = 14 MHz	76
Table 48.	ADC accuracy - limited test conditions	
Table 49.	ADC accuracy	77
Table 50.	TS characteristics	79
Table 51.	VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quad	
	flat package mechanical data	81
Table 52.	UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package mechanical data	84
Table 53.	LFBGA100 – 100-ball low-profile fine pitch ball grid array, 10 x 10 mm,	
	0.8 mm pitch, package mechanical data	87
Table 54.	LFBGA100 recommended PCB design rules (0.8 mm pitch BGA)	88
Table 55.	LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanical data	90
Table 56.	UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array	
	package mechanical data	
Table 57.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	94
Table 58.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
	mechanical data	96
Table 59.	TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid	
	array package mechanical data	
Table 60.	TFBGA64 recommended PCB design rules (0.5 mm pitch BGA)	100
Table 61.	LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
	mechanical data	
Table 62.	Package thermal characteristics	
Table 63.	Ordering information scheme	
Table 64.	Document revision history	109



# **List of figures**

Figure 1.	STM32F103xx performance line block diagram	. 11
Figure 2.	Clock tree	
Figure 3.	STM32F103xx performance line LFBGA100 ballout	
Figure 4.	STM32F103xx performance line LQFP100 pinout	
Figure 5.	STM32F103xx performance line UFBGA100 pinout	
Figure 6.	STM32F103xx performance line LQFP64 pinout	
Figure 7.	STM32F103xx performance line TFBGA64 ballout	
Figure 8.	STM32F103xx performance line LQFP48 pinout	
Figure 9.	STM32F103xx performance line UFQFPN48 pinout	
Figure 10.	STM32F103xx performance line VFQFPN36 pinout	
Figure 11.	Memory map	
Figure 12.	Pin loading conditions	
Figure 13.	Pin input voltage	
Figure 14.	Power supply scheme	
Figure 15.	Current consumption measurement scheme	
Figure 16.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
J	code with data processing running from RAM, peripherals enabled.	43
Figure 17.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
J	code with data processing running from RAM, peripherals disabled	43
Figure 18.	Typical current consumption on V <sub>BAT</sub> with RTC on versus temperature at different	
<b>3</b>	V <sub>BAT</sub> values	45
Figure 19.	Typical current consumption in Stop mode with regulator in Run mode versus	
<b>3</b>	temperature at V <sub>DD</sub> = 3.3 V and 3.6 V	. 46
Figure 20.	Typical current consumption in Stop mode with regulator in Low-power mode versus	
J	temperature at V <sub>DD</sub> = 3.3 V and 3.6 V	. 46
Figure 21.	Typical current consumption in Standby mode versus temperature at	
J	V <sub>DD</sub> = 3.3 V and 3.6 V	47
Figure 22.	High-speed external clock source AC timing diagram	
Figure 23.	Low-speed external clock source AC timing diagram	
Figure 24.	Typical application with an 8 MHz crystal	
Figure 25.	Typical application with a 32.768 kHz crystal	
Figure 26.	Standard I/O input characteristics - CMOS port	
Figure 27.	Standard I/O input characteristics - TTL port	
Figure 28.	5 V tolerant I/O input characteristics - CMOS port	
Figure 29.	5 V tolerant I/O input characteristics - TTL port	
Figure 30.	I/O AC characteristics definition	
Figure 31.	Recommended NRST pin protection	
Figure 32.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 33.	SPI timing diagram - slave mode and CPHA = 0	
Figure 34.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	. 72
Figure 35.	SPI timing diagram - master mode <sup>(1)</sup>	
Figure 36.	USB timings: definition of data signal rise and fall time	. 74
Figure 37.	ADC accuracy characteristics	. 77
Figure 38.	Typical connection diagram using the ADC	. 78
Figure 39.	Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> )	. 78
Figure 40.	Power supply and reference decoupling (V <sub>REF+</sub> connected to V <sub>DDA</sub> )	
Figure 41.	VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quad	
J	flat package outlineflat package outline	. 80



VFQFPN36 - 36-pin, 6x6 mm, 0.5 mm pitch very thin profile fine pitch quad	
	82
VFPFPN36 package top view example	83
UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
package outline	84
UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	85
UFQFPN48 7 x 7 mm, 0.5 mm pitch, package top view example	86
LFBGA100 - 100-ball low-profile fine pitch ball grid array, 10 x10 mm,	
0.8 mm pitch, package outline	87
	88
LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline	90
LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat	
package recommended footprint	91
LQFP100 package top view example	92
UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
	93
UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid	
array package recommended footprint	94
UFBGA100 package top view example	95
LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline	96
LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package	
recommended footprint	97
LQFP64 package top view example	98
TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch thin profile fine pitch ball grid	
	99
TFBGA64 – 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid	
array package recommended footprint	. 100
TFBGA64 package top view example	. 101
LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline	. 102
LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package	
recommended footprint	. 103
LQFP48 package top view example	. 104
LQFP100 P <sub>D</sub> max vs. T <sub>A</sub>	. 107
	flat package recommended footprint VFPFPN36 package top view example UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline. UFQFPN48 - 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint UFQFPN48 7 x 7 mm, 0.5 mm pitch, package top view example LFBGA100 - 100-ball low-profile fine pitch ball grid array, 10 x10 mm, 0.8 mm pitch, package outline LFBGA100 - 100-ball low-profile fine pitch ball grid array, 10 x 10 mm, 0.8 mm pitch, package recommended footprint LFBGA100 package top view example. LQFP100, 14 x 14 mm 100-pin low-profile quad flat package outline LQFP100 - 100-pin, 14 x 14 mm low-profile quad flat package recommended footprint LQFP100 package top view example. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package outline UFBGA100 - 100-ball, 7 x 0.50 mm pitch, ultra fine pitch ball grid array package recommended footprint UFBGA100 package top view example UFBGA100 package top view example LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint LQFP64 package top view example TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package recommended footprint TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package recommended footprint TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package recommended footprint TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package recommended footprint TFBGA64 - 64-ball, 5 x 5 mm, 0.5 mm pitch, thin profile fine pitch ball grid array package recommended footprint TFBGA64 package top view example



## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F103x8 and STM32F103xB medium-density performance line microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family, please refer to Section 2.2: Full compatibility throughout the family.

The medium-density STM32F103xx datasheet should be read in conjunction with the low-, medium- and high-density STM32F10xxx reference manual.

The reference and Flash programming manuals are both available from the STMicroelectronics website *www.st.com*.

For information on the Cortex<sup>®</sup>-M3 core please refer to the Cortex<sup>®</sup>-M3 Technical Reference Manual, available from the www.arm.com website.

## 2 Description

The STM32F103xx medium-density performance line family incorporates the high-performance ARM® Cortex®-M3 32-bit RISC core operating at a 72 MHz frequency, high-speed embedded memories (Flash memory up to 128 Kbytes and SRAM up to 20 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, three general purpose 16-bit timers plus one PWM timer, as well as standard and advanced communication interfaces: up to two I<sup>2</sup>Cs and SPIs, three USARTs, an USB and a CAN.

The devices operate from a 2.0 to 3.6 V power supply. They are available in both the –40 to +85 °C temperature range and the –40 to +105 °C extended temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F103xx medium-density performance line family includes devices in six different package types: from 36 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F103xx medium-density performance line microcontroller family suitable for a wide range of applications such as motor drives, application control, medical and handheld equipment, PC and gaming peripherals, GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms, and HVACs.



#### 2.1 **Device overview**

Table 2. STM32F103xx medium-density device features and peripheral counts

	Peripheral	STM32	F103Tx	STM32F103Cx		STM32F103Rx		STM32F103Vx		
Flash	ı - Kbytes	64	128	64	128	64	128	64	128	
SRAM - Kbytes		2	0	2	0	2	0	2	20	
Timers	General-purpose	3	3	3	3	3		3		
Tim	Advanced-control	1	1	,	1		1		1	
Communication	SPI	1	1	2	2	2	2	:	2	
	I <sup>2</sup> C	1		2		2		2		
	USART	2	2		3		3		3	
	USB	1		1		1		1		
O	CAN	1		1		1		1		
GPIO	S	26		37		51		80		
	t synchronized ADC	2		2		2		2		
Numl	ber of channels	10 cha	annels	10 channels		16 channels <sup>(1)</sup>		16 channels		
CPU	frequency	72 MHz								
Oper	ating voltage	2.0 to 3.6 V								
Opera	ating temperatures		•			°C / -40 to °C (see 7		(see Tab	ole 9)	
Pack	ages	VFQF	PN36	LQF UFQF	P48, PN48	LQFP64, TFBGA64		LQFP100, LFBGA100, UFBGA100		

On the TFBGA64 package only 15 channels are available (one analog input pin has been replaced by 'Vref+').












Figure 1. STM32F103xx performance line block diagram

- 1.  $T_A = -40$  °C to +105 °C (junction temperature up to 125 °C).
- 2. AF = alternate function on I/O port pin.




Figure 2. Clock tree

- When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.
- For the USB function to be available, both HSE and PLL must be enabled, with USBCLK running at 48 MHz.
- 3. To have an ADC conversion time of 1  $\mu$ s, APB2 must be at 14 MHz, 28 MHz or 56 MHz.

577

## 2.2 Full compatibility throughout the family

The STM32F103xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F103x4 and STM32F103x6 are identified as low-density devices, the STM32F103x8 and STM32F103xB are referred to as medium-density devices, and the STM32F103xC, STM32F103xD and STM32F103xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F103x8/B devices, they are specified in the STM32F103x4/6 and STM32F103xC/D/E datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like SDIO, FSMC, I<sup>2</sup>S and DAC, while remaining fully compatible with the other members of the STM32F103xx family.

The STM32F103x4, STM32F103x6, STM32F103xC, STM32F103xD and STM32F103xE are a drop-in replacement for STM32F103x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F103xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

	Low-dens	ity devices	Medium-den	sity devices	High-density devices			
Pinout	16 KB 32 KB Flash Flash		64 KB 128 KB Flash Flash		256 KB Flash	384 KB Flash	512 KB Flash	
	6 KB RAM	10 KB RAM	20 KB RAM	20 KB RAM	48 KB RAM	64 KB RAM	64 KB RAM	
144	-	-	-	-	5 × USARTs			
100	-	-			4 × 16-bit timers, 2 × basic timers 3 × SPIs, 2 × I <sup>2</sup> Ss, 2 × I2Cs			
64	2 × USARTs 2 × 16-bit tii 1 × SPI, 1 ×	mers	3 × USARTs 3 × 16-bit tim 2 × SPIs, 2 × CAN, 1 × PW	I <sup>2</sup> Cs, USB,	USB, CAN, 2 3 × ADCs, 2	2 × PWM time × DACs, 1 × and 144 pins)	ers SDIO	
48	CAN, 1 × P		2 × ADCs	ivi umei	-	-	-	
36	2 × ADCs				-	-	-	

Table 3. STM32F103xx family

## 2.3 Overview

## 2.3.1 ARM® Cortex®-M3 core with embedded Flash and SRAM

The ARM® Cortex®-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

## 2.3.2 Embedded Flash memory

64 or 128 Kbytes of embedded Flash is available for storing programs and data.

## 2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

#### 2.3.4 Embedded SRAM

Twenty Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

## 2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex<sup>®</sup>-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- · Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

5

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines.

## 2.3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 72 MHz. The maximum allowed frequency of the low-speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

#### 2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

## 2.3.9 Power supply schemes

- $V_{DD}$  = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> = 2.0 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V<sub>DDA</sub> is 2.4 V when the ADC is used).
   V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

For more details on how to connect power pins, refer to Figure 14: Power supply scheme.

## 2.3.10 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains



in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$ , without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

Refer to *Table 11: Embedded reset and power control block characteristics* for the values of  $V_{POR/PDR}$  and  $V_{PVD}$ .

## 2.3.11 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop mode
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.

## 2.3.12 Low-power modes

The STM32F103xx performance line supports three low-power modes to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

#### • Stop mode

The Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB wakeup.

#### Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.



#### 2.3.13 DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose and advanced-control timers TIMx and ADC.

## 2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on  $V_{DD}$  supply when present or through the  $V_{BAT}$  pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when  $V_{DD}$  power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long-term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

## 2.3.15 Timers and watchdogs

The medium-density STM32F103xx performance line devices include an advanced-control timer, three general-purpose timers, two watchdog timers and a SysTick timer.

*Table 4* compares the features of the advanced-control and general-purpose timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No

Table 4. Timer feature comparison

## Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as a general-purpose 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the same architecture. The advanced-control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

#### **General-purpose timers (TIMx)**

There are up to three synchronizable general-purpose timers embedded in the STM32F103xx performance line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

## Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.



## SysTick timer

This timer is dedicated for OS, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

#### 2.3.16 I2C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

## 2.3.17 Universal synchronous/asynchronous receiver transmitter (USART)

One of the USART interfaces is able to communicate at speeds of up to 4.5 Mbit/s. The other available interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, IrDA SIR ENDEC support, are ISO 7816 compliant and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

## 2.3.18 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

## 2.3.19 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

## 2.3.20 Universal serial bus (USB)

The STM32F103xx performance line embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

## 2.3.21 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current-capable.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

I/Os on APB2 with up to 18 MHz toggling speed.

## 2.3.22 ADC (analog-to-digital converter)

Two 12-bit analog-to-digital converters are embedded into STM32F103xx performance line devices and each ADC shares up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger, injection trigger, and DMA trigger respectively, to allow the application to synchronize A/D conversion and timers.

## 2.3.23 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V<sub>DDA</sub> < 3.6 V. The temperature sensor is internally connected to the ADC12\_IN16 input channel which is used to convert the sensor output voltage into a digital value.


## 2.3.24 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded. and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.



# 3 Pinouts and pin description

Figure 3. STM32F103xx performance line LFBGA100 ballout



VDD\_3 VSS\_3 PE2 □ PE3 □ PE4 □ PE5 □ 75 VDD\_2 74 VSS\_2 73 NC 2 72 PA 13 4 РЕ6 🗖 5 71 PA 12 VBAT ☐ 6 70 PA 11 69 PA 10 68 PA 9 67 PA 8 66 🗖 PC9 65 PC8 64 PC7 63 PC6 LQFP100 62 PD15 61 PD14 PC1 ☐ 16 60 PD13 PC2 17 59 PD12 PC2 | 1/ PC3 | 18 VSSA | 19 VREF- | 20 VREF+ | 21 VDDA | 22 PA0-WKUP | 23 PA1 | 24 PA2 | 7 25 58 PD11 57 PD10 56 PD9 55 🛱 PD8 54 🗖 PB15 53 PB14 52 PB13 51 PB12 PA2 25 VSS 4 VDD 4 VSS 4 VDD 4 VSD 4 VSD 4 VSD 4 VSD 4 VSD 4 VSD 4 VSS 11 VSS 1 ai14391

Figure 4. STM32F103xx performance line LQFP100 pinout

57

Figure 5. STM32F103xx performance line UFBGA100 pinout

	<u> </u>	igure	5. STN	132F10	3xx p	erforma	ance lii	ne UF	BGA1	00 pir	out		
	1	2	3	4	5	6	7	8	9	10	11	12	$\neg$
A	PE3	PE1)	PB8	B00r0	PD7	PD5	PB4	(РВЗ)	PA15	PA14)	PA13	PA12	
В	PE4	(PE2)	(PB9)	(PB7)	PB6	(PD6)	PD4	PD3	(PD1)	C12	PC10	(PA11)	
С	PC13 RTC_TAME	PEF PE5	(PE0)	(DD)3	(PB5)		' 	PD2	(PD0)	C11)	NC	PA10	
D	C14) OSC32 IN	(PE6)	(VSS)3							PA9	PA8	PC9	
Е	C15) OSC32 OU	T (VBAT)	(VSS)4							PC8	PC7	PC6	
F	OSC_JN	(SS_5					 				VSS)2	(/SS_1	
G	OSC_OUT	(DD)5					 			<del></del>	VDD_2	(VDD)1	
Н	PC0	NRST	(VDD_	4						PD15	PD14	PD13	
J	VSSA	PC1	PC2							PD12	(PD11)	PD10	
K	(REF)	PC3	(PA2)	(PA5)	PC4			PD9	PD8	PB15	PB14	PB13	
L	VREF+	(PA0) WKUP	PA3	PA6	PC5	(PB2)	PE8	PE10	PE12	PB10	PB11	PB12	
M	(DD)	(PA1)	PA4	PA7	(PB0)	(PB1)	PE7	PE9	(PE1)	PE13	PE1/4	PE1)5	
													MS304




Figure 6. STM32F103xx performance line LQFP64 pinout



1 2 3 4 5 6 8 PC14-PC13-PB3 : PA13 OSC32\_IN TAMPER-RTC PC15-PD2 V<sub>BAT</sub> PB8 ВООТО PC11 PC10 PA12 В OSC32\_OUT PB5 OSC\_IN : V<sub>SS\_4</sub> PC12 PB7 PA10 PA9 PA11 C osc\_out V<sub>DD\_4</sub>: V<sub>SS\_3</sub> V<sub>SS\_2</sub>  $v_{SS_1}$ PB6 PA8 PC9 D V<sub>DD\_3</sub>: V<sub>DD\_1</sub>:  $v_{DD_2}$ Ε NRST PC1 PC0 PC7 : PC8 : : PA5 V<sub>SSA</sub> : : PC2 PA2 PB0 : PC6 : PB15 : PB14 F PB2 . ∶ PA6 PB1 V<sub>REF+</sub> PA3 : PB10 : PB13 G PAO-WKUP PC5 V<sub>DDA</sub> PA1 PA4 . ∶ PA7 . ₽C4 PB11 : PB12 Н AI15494

Figure 7. STM32F103xx performance line TFBGA64 ballout