

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









STM32F103x8 STM32F103xB

Medium-density performance line ARM-based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 communication interfaces

Features

- Core: ARM 32-bit CortexTM-M3 CPU
 - 72 MHz maximum frequency,
 1.25 DMIPS/MHz (Dhrystone 2.1)
 performance at 0 wait state memory
 - Single-cycle multiplication and hardware division

■ Memories


- 64 or 128 Kbytes of Flash memory
- 20 Kbytes of SRAM
- Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR, and programmable voltage detector (PVD)
 - 4-to-16 MHz crystal oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC
 - PLL for CPU clock
 - 32 kHz oscillator for RTC with calibration

Low power

- Sleep, Stop and Standby modes
- V_{BAT} supply for RTC and backup registers
- 2 x 12-bit, 1 µs A/D converters (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Dual-sample and hold capability
 - Temperature sensor

DMA

- 7-channel DMA controller
- Peripherals supported: timers, ADC, SPIs, I²Cs and USARTs
- Up to 80 fast I/O ports
 - 26/37/51/80 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant



- Debug mode
 - Serial wire debug (SWD) & JTAG interfaces

7 timers

- Three 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
- 16-bit, motor control PWM timer with deadtime generation and emergency stop
- 2 watchdog timers (Independent and Window)
- SysTick timer: a 24-bit downcounter
- Up to 9 communication interfaces
 - Up to 2 x I²C interfaces (SMBus/PMBus)
 - Up to 3 USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - Up to 2 SPIs (18 Mbit/s)
 - CAN interface (2.0B Active)
 - USB 2.0 full-speed interface
- CRC calculation unit, 96-bit unique ID
- Packages are ECOPACK[®]

Table 1. Device summary

Reference	Part number
STM32F103x8	STM32F103C8, STM32F103R8 STM32F103V8, STM32F103T8
STM32F103xB	STM32F103RB STM32F103VB, STM32F103CB

April 2009 Doc ID 13587 Rev 10 1/91

Contents

1	Intro	duction		9
2	Desc	cription		9
	2.1	Device	overview	. 10
	2.2	Full co	mpatibility throughout the family	. 11
	2.3	Overvi	ew	. 12
		2.3.1	ARM® CortexTM-M3 core with embedded Flash and SRAM	12
		2.3.2	Embedded Flash memory	12
		2.3.3	CRC (cyclic redundancy check) calculation unit	12
		2.3.4	Embedded SRAM	
		2.3.5	Nested vectored interrupt controller (NVIC)	12
		2.3.6	External interrupt/event controller (EXTI)	13
		2.3.7	Clocks and startup	13
		2.3.8	Boot modes	13
		2.3.9	Power supply schemes	13
		2.3.10	Power supply supervisor	13
		2.3.11	Voltage regulator	14
		2.3.12	Low-power modes	14
		2.3.13	DMA	15
		2.3.14	RTC (real-time clock) and backup registers	15
		2.3.15	Timers and watchdogs	15
		2.3.16	I ² C bus	17
		2.3.17	Universal synchronous/asynchronous receiver transmitter (USART)	17
		2.3.18	Serial peripheral interface (SPI)	17
		2.3.19	Controller area network (CAN)	17
		2.3.20	Universal serial bus (USB)	17
		2.3.21	GPIOs (general-purpose inputs/outputs)	18
		2.3.22	ADC (analog-to-digital converter)	18
		2.3.23	Temperature sensor	18
		2.3.24	Serial wire JTAG debug port (SWJ-DP)	18
3	Pino	uts and	pin description	. 21
4	Mem	nory ma	oping	. 31

5	Electr	rical cha	aracteristics	. 32
	5.1	Parame	ter conditions	. 32
		5.1.1	Minimum and maximum values	32
		5.1.2	Typical values	32
		5.1.3	Typical curves	32
		5.1.4	Loading capacitor	32
		5.1.5	Pin input voltage	32
		5.1.6	Power supply scheme	33
		5.1.7	Current consumption measurement	34
	5.2	Absolute	e maximum ratings	. 34
	5.3	Operatir	ng conditions	. 35
		5.3.1	General operating conditions	35
		5.3.2	Operating conditions at power-up / power-down	36
		5.3.3	Embedded reset and power control block characteristics	
		5.3.4	Embedded reference voltage	38
		5.3.5	Supply current characteristics	38
		5.3.6	External clock source characteristics	47
		5.3.7	Internal clock source characteristics	50
		5.3.8	PLL characteristics	52
		5.3.9	Memory characteristics	52
		5.3.10	EMC characteristics	53
		5.3.11	Absolute maximum ratings (electrical sensitivity)	55
		5.3.12	I/O port characteristics	56
		5.3.13	NRST pin characteristics	59
		5.3.14	TIM timer characteristics	60
		5.3.15	Communications interfaces	61
		5.3.16	CAN (controller area network) interface	66
		5.3.17	12-bit ADC characteristics	67
		5.3.18	Temperature sensor characteristics	71
6	Packa	ige cha	racteristics	. 72
	6.1	Package	e mechanical data	. 72
	6.2	Therma	I characteristics	. 81
		6.2.1	Reference document	81
		6.2.2	Selecting the product temperature range	
7	Order	ing info	ormation scheme	. 84
577			Doc ID 13587 Rev 10	3/91

^-		nts
L. O	Inte	nts

8 Revision history 85

List of tables

Table 1.	Device summary	. 1
Table 2.	STM32F103xx medium-density device features and peripheral counts	
Table 3.	STM32F103xx family	
Table 4.	Timer feature comparison	
Table 5.	Medium-density STM32F103xx pin definitions	
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics.	
Table 9.	General operating conditions	
Table 10.	Operating conditions at power-up / power-down	
Table 11.	Embedded reset and power control block characteristics.	
Table 12.	Embedded internal reference voltage	
Table 12.	Maximum current consumption in Run mode, code with data processing	00
Table 15.	running from Flash	39
Table 14.	Maximum current consumption in Run mode, code with data processing	00
14510 111	running from RAM	39
Table 15.	Maximum current consumption in Sleep mode, code running from Flash or RAM	
Table 16.	Typical and maximum current consumptions in Stop and Standby modes	
Table 17.	Typical current consumption in Run mode, code with data processing	
	running from Flash	44
Table 18.	Typical current consumption in Sleep mode, code running from Flash or	
	RAM	
Table 19.	Peripheral current consumption	
Table 20.	High-speed external user clock characteristics	
Table 21.	Low-speed external user clock characteristics	
Table 22.	HSE 4-16 MHz oscillator characteristics	
Table 23.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 24.	HSI oscillator characteristics	
Table 25.	LSI oscillator characteristics	
Table 26.	Low-power mode wakeup timings	
Table 27.	PLL characteristics	
Table 28.	Flash memory characteristics	
Table 29.	Flash memory endurance and data retention	53
Table 30.	EMS characteristics	54
Table 31.	EMI characteristics	54
Table 32.	ESD absolute maximum ratings	55
Table 33.	Electrical sensitivities	
Table 34.	I/O static characteristics	
Table 35.	Output voltage characteristics	57
Table 36.	I/O AC characteristics	58
Table 37.	NRST pin characteristics	59
Table 38.	TIMx characteristics	
Table 39.	I ² C characteristics	
Table 40.	SCL frequency (f _{PCLK1} = 36 MHz.,V _{DD} = 3.3 V)	
Table 41.	SPI characteristics	63
Table 42.	USB startup time	
Table 43.	USB DC electrical characteristics	
Table 44.	USB: Full-speed electrical characteristics	66



STM32F103x8, STM32F103xB

List of tables

Table 45.	ADC characteristics	. 67
Table 46.	R _{AIN} max for f _{ADC} = 14 MHz	. 68
Table 47.	ADC accuracy - limited test conditions	
Table 48.	ADC accuracy	. 69
Table 49.	TS characteristics	. 71
Table 50.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data	. 73
Table 51.	LFBGA100 - low profile fine pitch ball grid array package mechanical data	. 74
Table 52.	LQPF100, 100-pin low-profile quad flat package mechanical data	. 76
Table 53.	LQFP64, 64-pin low-profile quad flat package mechanical data	. 77
Table 54.	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package mechanical data	. 78
Table 55.	LQFP48, 48-pin low-profile quad flat package mechanical data	
Table 56.	Package thermal characteristics	. 81
Table 57.	Ordering information scheme	

5/

List of figures

Figure 3. STM32F103xx performance line LGFP100 pinout Figure 4. STM32F103xx performance line LQFP100 pinout Figure 5. STM32F103xx performance line LQFP64 pinout Figure 7. STM32F103xx performance line LQFP64 pinout Figure 8. STM32F103xx performance line LQFP64 pinout Figure 9. STM32F103xx performance Line VFQFPN36 pinout Figure 9. Memory map Figure 10. Pin lopat voltage Figure 112. Power supply scheme Figure 12. Power supply scheme Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) code with data processing running from RAM, peripherals disabled Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at Vpp 3 - 3. V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Run mode versus temperature at Vpp 3 - 3. V and 3.6 V Figure 18. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at Vpp 3 - 3. V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Vipical application with an 8 MHz crystal Figure 22. ViO AC characteristics definition Recommended NRST pin protection Figure 23. PSPI timing diagram - slave mode and CPHA = 0 Figure 24. SPI timing diagram - slave mode and CPHA = 0 Figure 25. PSPI timing diagram - slave mode and CPHA = 0 Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}) Figure 30. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 31. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 32. LPBGA100 - low profile fine pitch ball grid array package outline Figure 34. LGFP100, 100-pin low-profile qu	Figure 1.	STM32F103xx performance line block diagram	. 19
Figure 4. STM32F103xx performance line LQFP100 pinout Figure 5. STM32F103xx performance line LQFP64 pinout Figure 7. STM32F103xx performance line LQFP48 pinout Figure 8. STM32F103xx performance line LQFP48 pinout Figure 9. Memory map Figure 10. Pin loading conditions Figure 11. Pin input voltage Figure 12. Power supply scheme Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) -code with data processing running from RAM, peripherals enabled Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) -code with data processing running from RAM, peripherals disabled Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. High-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with an 8 MHz crystal Figure 23. IVO AC characteristics definition Figure 24. SPI timing diagram - slave mode and CPHA = 0 Figure 25. Pol timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. SPI timing diagram - master mode ⁽¹⁾ Figure 29. SPI timing diagram - master mode ⁽¹⁾ Figure 30. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 31. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 32. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 33. Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾ Figure 34. LGFP100. 100-pin low-profile quad flat package outline Figure 37. Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾ Figure 38. LGFP100. 100-pin low-profile quad flat package outline Fig	Figure 2.	Clock tree	
Figure 5. STM32F103xx performance line LQFP64 pinout. Figure 8. STM32F103xx performance line TFBGA64 ballout. Figure 8. STM32F103xx performance line LQFP48 pinout. Figure 9. Memory map. Figure 10. Pin loading conditions. Figure 11. Pin input voltage. Figure 12. Power supply scheme. Figure 13. Typical current consumption measurement scheme. Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 21. Low-speed external clock source AC timing diagram Figure 22. Typical application with an 8 MHz crystal Figure 24. I/O AC characteristics definition Figure 25. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. USB timings definition of data signal rise and fall time ADC accuracy characteristics Figure 30. Power supply and reference decoupling (V _{REF+} nonected to V _{DDA}). Figure 31. Typical connection diagram using the ADC Figure 34. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 35. Recommended For Besign run sing the ADC Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 38. LGFP100, 100-pin low-profile quad flat package outline Figure 49. LGFP164, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint (1) Figure	Figure 3.	STM32F103xx performance line LFBGA100 ballout	. 21
Figure 6. STM32F103xx performance line TFBGA64 ballout Figure 7. STM32F103xx Performance line LQFP48 pinout Figure 8. STM32F103xx Performance line VFQFPN36 pinout. Memory map. Figure 10. Pin loading conditions. Figure 12. Power supply scheme. Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled. Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at VDD = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at VDD = 3.3 V and 3.6 V Figure 18. Typical application with an 3.6 V Figure 29. Typical application with an 8 MHz crystal Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 23. I/O AC characteristics definition Figure 24. Figure 25. I/C bus AC waveforms and measurement circuit Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - master mode(1) Figure 29. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 30. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 31. Typical connection diagram using the ADC Figure 32. Ergan 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 37. Recommended Fotoprint (dimensions in mm) (1)(1)(2)(3) Figure 38. LFBGA100 - low profile fine pitch ball grid array package outline Figure 39. LFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 4.	STM32F103xx performance line LQFP100 pinout	. 22
Figure 7. STM32F103xx Performance Line VFQFPN36 pinout. Figure 8. STM32F103xx Performance Line VFQFPN36 pinout. Figure 10. Pin loading conditions. Figure 11. Pin input voltage. Figure 12. Figure 13. Current consumption measurement scheme. Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V)- code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V)- code with data processing running from RAM, peripherals disabled. Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Figure 19. High-speed external clock source AC timing diagram Low-speed external clock source AC timing diagram Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with an 8 MHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection I/C bus AC waveforms and measurement circuit Figure 25. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - slave mode and CPHA = 0 SPI timing diagram - slave mode and CPHA = 0 Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram main the ADC Figure 32. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 34. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 39. Figure 30. Figure 30. Figure 31. Figure 31. Figure 32. Figure 33. Fower supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 34. Figure 35. Figure 36. Figure 37. Figure 38.	Figure 5.	STM32F103xx performance line LQFP64 pinout	. 23
Figure 8. STM32F103xx Performance Line VFQFPN36 pinout. Figure 9. Memory map. Pin loading conditions. Figure 11. Pin loading conditions. Figure 12. Power supply scheme. Figure 13. Current consumption measurement scheme. Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled. Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with a 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. SPI timing diagram - slave mode and CPHA = 0 SPI timing diagram - slave mode and CPHA = 1(1) Figure 27. SPI timing diagram - slave mode and CPHA = 1(1) Figure 29. USB timings definition of data signal rise and fall time ADC accuracy characteristics Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 34. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 35. Recommended FOB design rules (0.80/0.75 mm pitch BGA) Figure 37. Recommended FOB design rules (0.80/0.75 mm pitch BGA) Figure 39. Recommended footprint (dimensions in mm) (1) (2) (3) Figure 40. LFBGA100 - low pr	Figure 6.	STM32F103xx performance line TFBGA64 ballout	. 24
Figure 9. Memory map. Figure 10. Pin loading conditions Figure 11. Pin input voltage Power supply scheme Figure 12. Power supply scheme Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with a 32.768 kHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. PI timing diagram - slave mode and CPHA = 0 Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. USB timings: definition of data signal rise and fall time Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 34. VFQFPN36 6 × 6 mm, 0.5 mm pitch, package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) LGPF100, 100-pin low-profile quad flat package outline Figure 40. LFBGA100 - low profile fine pitch ball grid array package outline Figure 41. TFBGA64 - 8 x 8 active	Figure 7.	STM32F103xx performance line LQFP48 pinout	. 25
Figure 10. Pin loading conditions Figure 11. Pin input voltage Figure 12. Power supply scheme Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Stop mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection I ² C bus AC waveforms and measurement circuit Figure 25. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 29. USB timings definition of data signal rise and fall time ADC accuracy characteristics Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LGPF100, 100-pin low-profile quad flat package outline Figure 40. LFBGA100 - low profile fine pitch ball grid array package outline Figure 41. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 8.	STM32F103xx Performance Line VFQFPN36 pinout	. 25
Figure 1. Pin input voltage Figure 12. Power supply scheme. Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with a 32.768 kHz crystal Figure 22. I/O AC characteristics definition Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. If C bus AC waveforms and measurement circuit Figure 26. SPI timing diagram - slave mode and CPHA = 1 Figure 27. SPI timing diagram - slave mode and CPHA = 1 Figure 28. SPI timing diagram - master mode 11 Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 34. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA10 - low profile fine pitch ball grid array package outline Figure 37. Recommended FCB design rules (0.80/0.75 mm pitch, package outline Figure 40. LQFP100, 100-pin low-profile quad flat package outline Figure 41. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package	Figure 9.	Memory map	. 31
Figure 12. Power supply scheme. Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled Typical current consumption in Stop mode with regulator in Run mode versus temperature at VDD = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at VDD = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at VDD = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - slave mode and CPHA = 0 Figure 29. USB timings: definition of data signal rise and fall time Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}) Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 39. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 39. Recommended footprint (1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 10.	Pin loading conditions	. 33
Figure 13. Current consumption measurement scheme Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled. Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V. Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V. Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V. Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - master mode (1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 34. VFOFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 35. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint (1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 11.	Pin input voltage	. 33
Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) code with data processing running from RAM, peripherals enabled. Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) code with data processing running from RAM, peripherals disabled. Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at VDD = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at VDD = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at VDD = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - slave mode and CPHA = 1(1) Figure 29. USB timings: definition of data signal rise and fall time ADC accuracy characteristics. Figure 30. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 31. Typical connection diagram using the ADC Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 35. Recommended footprint (dimensions in mm) (11(2)(3) LFBGA100 - low profile fine pitch ball grid array package outline Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended footprint (10) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint (10) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 42. TFBGA64 - 8 x 8 acti	Figure 12.	Power supply scheme	. 33
code with data processing running from RAM, peripherals enabled. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled Typical current consumption in Stop mode with regulator in Run mode versus temperature at VDD = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at VDD = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at VDD = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Low-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with an 8 MHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - slave mode and CPHA = 1 Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 35. Recommended footprint (dimensions in mm) (1/2)(3) LeBGA100 - low profile in pitch ball grid array package outline Figure 38. LeBGA100 - low profile quad flat package outline Figure 39. Recommended footprint (1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 13.	Current consumption measurement scheme	. 34
Figure 15. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled	Figure 14.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
code with data processing running from RAM, peripherals disabled Typical current consumption in Stop mode with regulator in Run mode versus temperature at VDD = 3.3 V and 3.6 V Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at VDD = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at VDD = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with an 8 MHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (VREF+ not connected to VDDA) Figure 33. Power supply and reference decoupling (VREF+ not connected to VDDA) Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 37. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 38. LFBGA100 - low profile fine pitch ball grid array package outline Figure 39. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 39. LQFP100, 100-pin low-profile quad flat package outline Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	_	code with data processing running from RAM, peripherals enabled	. 40
Figure 16. Typical current consumption in Stop mode with regulator in Run mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. PI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 1 Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 37. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 38. LFBGA100 - low profile fine pitch ball grid array package outline Figure 39. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 39. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 39. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 39. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 39. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 39. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 30. LQFP100, 100-pin low-profile quad flat package outline Figure 30. LQFP100, 100-pin low-profile quad flat package outline Figure 31. Typical connection footprint (1) Figure 32. Figure 33. Figure 34. Recommended footprint (1) Figure 34. Typical connection footprint (1) Figu	Figure 15.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 1 Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outtline (1) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Recommended footprint (1) Figure 49. LQFP64, 64-pin low-profile quad flat package outline Recommended footprint (1) Figure 41. Recommended footprint (1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	_	code with data processing running from RAM, peripherals disabled	. 40
temperature at V _{DD} = 3.3 V and 3.6 V Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 1 Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outtline (1) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Recommended footprint (1) Figure 49. LQFP64, 64-pin low-profile quad flat package outline Recommended footprint (1) Figure 41. Recommended footprint (1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 16.	Typical current consumption in Stop mode with regulator in Run mode versus	
Figure 17. Typical current consumption in Stop mode with regulator in Low-power mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - master mode ⁽¹⁾ Figure 28. SPI timing diagram - master mode ⁽¹⁾ Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 35. Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾ LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) LGFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended Footprint ⁽¹⁾ Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint ⁽¹⁾ TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	J	temperature at V _{DD} = 3.3 V and 3.6 V	. 42
temperature at V _{DD} = 3.3 V and 3.6 V Figure 18. Typical current consumption in Standby mode versus temperature at V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - master mode ⁽¹⁾ Figure 28. SPI timing diagram - master mode ⁽¹⁾ Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline ⁽¹⁾ Figure 37. Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾ Figure 38. LGFBGA100 - low profile fine pitch ball grid array package outline Figure 39. Recommended PCB design rules (0.80/0.75 mm pitch BGA) LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint ⁽¹⁾ Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint ⁽¹⁾ TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 17.		
Figure 18. Typical current consumption in Standby mode versus temperature at VDD = 3.3 V and 3.6 V. Figure 19. High-speed external clock source AC timing diagram. Figure 20. Low-speed external clock source AC timing diagram. Figure 21. Typical application with an 8 MHz crystal. Figure 22. Typical application with a 32.768 kHz crystal. Figure 23. I/O AC characteristics definition. Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 26. SPI timing diagram - slave mode and CPHA = 0. Figure 27. SPI timing diagram - master mode(1). Figure 28. SPI timing diagram - master mode(1). Figure 29. USB timings: definition of data signal rise and fall time. Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC. Figure 32. Power supply and reference decoupling (VREF+ not connected to VDDA). Figure 33. Power supply and reference decoupling (VREF+ connected to VDDA). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1). Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3). Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline. Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA). Figure 38. LQFP100, 100-pin low-profile quad flat package outline. Figure 39. Recommended footprint (1). Figure 40. LQFP64, 64-pin low-profile quad flat package outline. Figure 41. Recommended footprint (1). Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline.	· ·		. 43
V _{DD} = 3.3 V and 3.6 V Figure 19. High-speed external clock source AC timing diagram Figure 20. Low-speed external clock source AC timing diagram Figure 21. Typical application with an 8 MHz crystal Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - master mode(1) Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint (1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint (1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 18.		
Figure 19. High-speed external clock source AC timing diagram Low-speed external clock source AC timing diagram. Typical application with an 8 MHz crystal. Figure 22. Typical application with a 32.768 kHz crystal I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 27. SPI timing diagram - slave mode and CPHA = 0 Figure 28. SPI timing diagram - slave mode and CPHA = 1(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline Figure 35. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint(1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint(1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	J		. 43
Figure 20. Low-speed external clock source AC timing diagram. Figure 21. Typical application with an 8 MHz crystal. Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 1(1) Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline (1) Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint (1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint (1) TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	Figure 19.		
Figure 21. Typical application with an 8 MHz crystal . Figure 22. Typical application with a 32.768 kHz crystal . Figure 23. I/O AC characteristics definition . Figure 24. Recommended NRST pin protection . Figure 25. I ² C bus AC waveforms and measurement circuit . Figure 26. SPI timing diagram - slave mode and CPHA = 0 . Figure 27. SPI timing diagram - master mode ⁽¹⁾ . Figure 28. SPI timing diagram - master mode ⁽¹⁾ . Figure 29. USB timings: definition of data signal rise and fall time . Figure 30. ADC accuracy characteristics . Figure 31. Typical connection diagram using the ADC . Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline . Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) . Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline . Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) . LQFP100, 100-pin low-profile quad flat package outline . Figure 39. Recommended footprint (1) . Figure 40. LQFP64, 64-pin low-profile quad flat package outline . Figure 41. Recommended footprint (1) . Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline .			
Figure 22. Typical application with a 32.768 kHz crystal Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - master mode and CPHA = 1 Figure 28. SPI timing diagram - master mode and CPHA = 1 Figure 29. USB timings: definition of data signal rise and fall time ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint(1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint(1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	-		
Figure 23. I/O AC characteristics definition Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - master mode and CPHA = 1(1) Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline(1) Figure 35. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint(1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint(1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•		
Figure 24. Recommended NRST pin protection Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - master mode and CPHA = 1(1) Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline(1) Figure 35. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint(1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint(1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•		
Figure 25. I ² C bus AC waveforms and measurement circuit. Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ Figure 28. SPI timing diagram - master mode ⁽¹⁾ Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint (1) LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint (1) TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•		
Figure 26. SPI timing diagram - slave mode and CPHA = 0 Figure 27. SPI timing diagram - slave mode and CPHA = 1(1) Figure 28. SPI timing diagram - master mode(1) Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}) Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline(1). Figure 35. Recommended footprint (dimensions in mm)(1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint(1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint(1) Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•	I ² C bus AC waveforms and measurement circuit	
Figure 27. SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ . Figure 28. SPI timing diagram - master mode ⁽¹⁾ . Figure 29. USB timings: definition of data signal rise and fall time . Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC . Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline ⁽¹⁾ . Figure 35. Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾ . Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline. Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline. Figure 39. Recommended footprint ⁽¹⁾ Figure 40. LQFP64, 64-pin low-profile quad flat package outline. Figure 41. Recommended footprint ⁽¹⁾ TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline.	•		
Figure 28. SPI timing diagram - master mode ⁽¹⁾ Figure 29. USB timings: definition of data signal rise and fall time Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline ⁽¹⁾ Figure 35. Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾ Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint ⁽¹⁾ Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint ⁽¹⁾ TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•		
Figure 29. USB timings: definition of data signal rise and fall time ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3) Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint (1) Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint (1) TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•	SPI timing diagram - master mode ⁽¹⁾	. 65
Figure 30. ADC accuracy characteristics. Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1). Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3). Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline. Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA). Figure 38. LQFP100, 100-pin low-profile quad flat package outline. Figure 39. Recommended footprint (1). Figure 40. LQFP64, 64-pin low-profile quad flat package outline. Figure 41. Recommended footprint (1). TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline.	•		
Figure 31. Typical connection diagram using the ADC Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA}). Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}). Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1). Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3). Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline. Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA). Figure 38. LQFP100, 100-pin low-profile quad flat package outline. Figure 39. Recommended footprint (1). Figure 40. LQFP64, 64-pin low-profile quad flat package outline. Figure 41. Recommended footprint (1). TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline.	•		
Figure 32. Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	•		
Figure 33. Power supply and reference decoupling (V _{REF+} connected to V _{DDA}) Figure 34. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline (1) Figure 35. Recommended footprint (dimensions in mm) (1)(2)(3). LFBGA100 - low profile fine pitch ball grid array package outline. Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA). Figure 38. LQFP100, 100-pin low-profile quad flat package outline. Figure 39. Recommended footprint (1). Figure 40. LQFP64, 64-pin low-profile quad flat package outline. Figure 41. Recommended footprint (1). Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline.	•		
Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline		Power supply and reference decoupling (V _{REE} connected to V _{DDA})	. 71
Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline	•	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline ⁽¹⁾	73
Figure 36. LFBGA100 - low profile fine pitch ball grid array package outline	•	Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾	73
Figure 37. Recommended PCB design rules (0.80/0.75 mm pitch BGA) Figure 38. LQFP100, 100-pin low-profile quad flat package outline Figure 39. Recommended footprint ⁽¹⁾ Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint ⁽¹⁾ Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•	LFBGA100 - low profile fine pitch ball grid array package outline	. 74
Figure 38. LQFP100, 100-pin low-profile quad flat package outline	•		
Figure 39. Recommended footprint ⁽¹⁾ Figure 40. LQFP64, 64-pin low-profile quad flat package outline Figure 41. Recommended footprint ⁽¹⁾ Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•		
Figure 40. LQFP64, 64-pin low-profile quad flat package outline	•	Recommended footprint ⁽¹⁾	. 76
Figure 41. Recommended footprint ⁽¹⁾		LQFP64, 64-pin low-profile quad flat package outline	. 77
Figure 42. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	•	Recommended footprint ⁽¹⁾	. 77
	•	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm. 0.5 mm pitch, package outline	. 78
-igure 43.	Figure 43.	Recommended PCB design rules for pads (0.5 mm pitch BGA)	



List of figures

STM32F103x8, STM32F103xB

Figure 44.	LQFP48, 48-pin low-profile quad flat package outline	80
	Recommended footprint ⁽¹⁾	
Figure 46.	LQFP100 P _D max vs. T _A	83

57/

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F103x8 and STM32F103xB medium-density performance line microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family, please refer to Section 2.2: Full compatibility throughout the family.

The medium-density STM32F103xx datasheet should be read in conjunction with the low-, medium- and high-density STM32F10xxx reference manual.

The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex[™]-M3 core please refer to the Cortex[™]-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.

2 Description

The STM32F103x8 and STM32F103xB performance line family incorporates the high-performance ARM Cortex[™]-M3 32-bit RISC core operating at a 72 MHz frequency, high-speed embedded memories (Flash memory up to 128 Kbytes and SRAM up to 20 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, three general purpose 16-bit timers plus one PWM timer, as well as standard and advanced communication interfaces: up to two I²Cs and SPIs, three USARTs, an USB and a CAN.

The STM32F103xx medium-density performance line family operates from a 2.0 to 3.6 V power supply. It is available in both the –40 to +85 °C temperature range and the –40 to +105 °C extended temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F103xx medium-density performance line family includes devices in six different package types: from 36 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F103xx medium-density performance line microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical and handheld equipment
- PC peripherals gaming and GPS platforms
- Industrial applications: PLC, inverters, printers, and scanners
- Alarm systems, Video intercom, and HVAC

Figure 1 shows the general block diagram of the device family.

2.1 Device overview

Table 2. STM32F103xx medium-density device features and peripheral counts

	Peripheral	STM32F103Tx	STM32F103Cx		STM32F103Rx		STM32F103Vx	
Flash	ı - Kbytes	64	64	128	64	128	64	128
SRAI	M - Kbytes	20	20	20	2	0	20	
ers	General-purpose	3	3	3	(3	;	3
Timers	Advanced-control	1	-		-	1		1
_	SPI	1	2	2	2	2	2	2
Communication	I ² C	1	2	2	2	2	2	
Junic	USART	2	3	3	3		3	
omn	USB	1	1	1	1		1	
0	CAN	1	1	1	1		1	
GPIOs		26	37		51		80	
	t synchronized ADC	2	2		2		2	
Numl	per of channels	10 channels	10 channels		16 channels		16 channels	
CPU	frequency	72 MHz						
Opera	ating voltage	2.0 to 3.6 V						
Operating temperatures		Ambient temperatures: -40 to +85 °C /-40 to +105 °C (see <i>Table 9</i>) Junction temperature: -40 to + 125 °C (see <i>Table 9</i>)					ole 9)	
Packa	ages	VFQFPN36	LQFP48		LQFP64, TFBGA64		LQFP100, LFBGA100	







2.2 Full compatibility throughout the family

The STM32F103xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F103x4 and STM32F103x6 are identified as low-density devices, the STM32F103x8 and STM32F103xB are referred to as medium-density devices, and the STM32F103xC, STM32F103xD and STM32F103xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F103x8/B devices, they are specified in the STM32F103x4/6 and STM32F103xC/D/E datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like SDIO, FSMC, I²S and DAC, while remaining fully compatible with the other members of the STM32F103xx family.

The STM32F103x4, STM32F103x6, STM32F103xC, STM32F103xD and STM32F103xE are a drop-in replacement for STM32F103x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F103xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

Table 3.	STM32F103xx family
iabie J.	STIVISET TOSAK TATITITY

Pinout	Low-dens	ity devices	Medium-den	sity devices	High-density devices			
	16 KB 32 KB Flash Flash ⁽¹⁾		64 KB 128 KB Flash Flash				512 KB Flash	
	6 KB RAM	10 KB RAM	20 KB RAM	20 KB RAM	48 KB RAM	64 KB RAM	64 KB RAM	
144					5 × USARTs			
100	2 × USARTs 2 × 16-bit timers 1 × SPL 1 × I ² C USB		3 × USARTs 3 × 16-bit timers		3×16 -bit timers, 2×16			
64								
48								
36								

For orderable part numbers that do not show the A internal code after the temperature range code (6 or 7), the reference datasheet for electrical characteristics is that of the STM32F103x8/B medium-density devices.

2.3 Overview

2.3.1 ARM® CortexTM-M3 core with embedded Flash and SRAM

The ARM CortexTM-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

2.3.2 Embedded Flash memory

64 or 128 Kbytes of embedded Flash is available for storing programs and data.

2.3.3 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

2.3.4 Embedded SRAM

Twenty Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

2.3.5 Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

2.3.6 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 80 GPIOs can be connected to the 16 external interrupt lines.

2.3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 72 MHz. The maximum allowed frequency of the low-speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

2.3.8 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

2.3.9 Power supply schemes

- $V_{DD} = 2.0$ to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used).
 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 12: Power supply scheme.

2.3.10 Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains

in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

Refer to Table 11: Embedded reset and power control block characteristics for the values of $V_{POB/PDB}$ and V_{PVD} .

2.3.11 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop mode
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.

2.3.12 Low-power modes

The STM32F103xx performance line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB wakeup.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

2.3.13 DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose and advanced-control timers TIMx and ADC.

2.3.14 RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long-term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

2.3.15 Timers and watchdogs

The medium-density STM32F103xx performance line devices include an advanced-control timer, three general-purpose timers, two watchdog timers and a SysTick timer.

Table 4 compares the features of the advanced-control and general-purpose timers.

Table 4. Timer feature comparison

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM1	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	Yes
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No

Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It

can also be seen as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as a general-purpose 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the same architecture. The advanced-control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

General-purpose timers (TIMx)

There are up to three synchronizable general-purpose timers embedded in the STM32F103xx performance line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated for OS, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

2.3.16 I2C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

2.3.17 Universal synchronous/asynchronous receiver transmitter (USART)

One of the USART interfaces is able to communicate at speeds of up to 4.5 Mbit/s. The other available interfaces communicate at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, IrDA SIR ENDEC support, are ISO 7816 compliant and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

2.3.18 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

2.3.19 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

2.3.20 Universal serial bus (USB)

The STM32F103xx performance line embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

2.3.21 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

I/Os on APB2 with up to 18 MHz toggling speed

2.3.22 ADC (analog-to-digital converter)

Two 12-bit analog-to-digital converters are embedded into STM32F103xx performance line devices and each ADC shares up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger, injection trigger, and DMA trigger respectively, to allow the application to synchronize A/D conversion and timers.

2.3.23 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC12_IN16 input channel which is used to convert the sensor output voltage into a digital value.

2.3.24 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded. and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.





Figure 1. STM32F103xx performance line block diagram

- 1. $T_A = -40$ °C to +105 °C (junction temperature up to 125 °C).
- 2. AF = alternate function on I/O port pin.


Figure 2. Clock tree



- 1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz
- For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 48 MHz or 72 MHz.
- 3. To have an ADC conversion time of 1 μ s, APB2 must be at 14 MHz, 28 MHz or 56 MHz.

3 Pinouts and pin description

Figure 3. STM32F103xx performance line LFBGA100 ballout






Figure 4. STM32F103xx performance line LQFP100 pinout




Figure 5. STM32F103xx performance line LQFP64 pinout

57

1 2 3 4 5 6 7 8 PC14-PC13-(PA15) (PA14) OSC32_INTAMPER RTC PB9 Α PB4 PB3 (PA13) PC15-BOOTO В PB8 PD2 PC11 PC10 PA12 OSC32_OUT PB7 PB5 PC12 С V_{SS_4} (PA10) PA9 PA11 PC9 (V_{SS_1}, D OSC_OUT 'V_{DD_4}' PB6 'V_{SS_3} V_{SS_2} PA8 PC8 Ε (NRST) PC1 PC0 'V_{DD_1},' PC7 'VDD_3' ',V_{DD_2}' (PC2 \ 'VSSA' PA2 PA5 ; (PB0) / PC6 } (PB15); PB14; F PA6 G PB1 PB2 PB10 (PB13 PAO-WKŲP PA3 PB12 PB11 Н V_{DDA} PA7 PC5 AI15494

Figure 6. STM32F103xx performance line TFBGA64 ballout

VDD_3 VSS_3 PB9 PB8 BOOT0 PB7 PB6 PB5 PB4 PB3 PA15 ′36 🗖 VDD_2 VBAT 🗆 35 VSS_2 PC13-TAMPER-RTC 2 34 PA13 PC14-OSC32_IN 🖂 33 PA12 PC15-OSC32_OUT d 32 PA11 PD0-OSC_IN 🗖 5 31 PA10 PD1-OSC_OUT d6 LQFP48 NRST [7 VSSA [8 VDDA [9 PA0-WKUP [10] 30 PA9 29 PA8 28 PB15 27 PB14 26 PB13 25 PB12 PA1 🗖 11 PA2 12 PA3 C PA4 C PA5 C PA6 C PA7 C PB1 PB1 PB2 PB10 PB10 PB11 VSS_1 VSS_1 VSS_1 VSS_1 VSS_1 VSS_1 PD1 PB11 VSS_1 ai14393b

Figure 7. STM32F103xx performance line LQFP48 pinout



