Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

STM32F301x6 STM32F301x8

ARM® Cortex®-M4 32-bit MCU+FPU, up to 64 KB Flash, 16 KB SRAM, ADC, DAC, COMP, Op-Amp, 2.0 – 3.6 V

Datasheet - production data

Features

- Core: ARM® 32-bit Cortex®-M4 CPU with FPU (72 MHz max.), single-cycle multiplication and HW division, DSP instruction
- Memories
  - 32 to 64 Kbytes of Flash memory
  - 16 Kbytes of SRAM on data bus
- CRC calculation unit
- Reset and power management
  - V_{DD}, V_{DDA} voltage range: 2.0 to 3.6 V
  - Power-on/Power down reset (POR/PDR)
  - Programmable voltage detector (PVD)
  - Low-power: Sleep, Stop, and Standby
  - V_{BAT} supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x 16 PLL option
  - Internal 40 kHz oscillator
- Up to 51 fast I/O ports, all mappable on external interrupt vectors, several 5 V-tolerant
- Interconnect matrix
- 7-channel DMA controller supporting timers, ADCs, SPIs, I^2Cs, USARTs and DAC
- 1 × ADC 0.20 µs (up to 15 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, single ended/differential mode, separate analog supply from 2.0 to 3.6 V
- Temperature sensor
- 1 x 12-bit DAC channel with analog supply from 2.4 to 3.6 V
- Three fast rail-to-rail analog comparators with analog supply from 2.0 to 3.6 V
- 1 x operational amplifier that can be used in PGA mode, all terminal accessible with analog supply from 2.4 to 3.6 V



LQFP48 (7x7 mm)
LQFP64 (10x10 mm)

UFQFPN32
(5x5 mm)

WLCSP49
(3.417x3.151 mm)

- Up to 18 capacitive sensing channels supporting touchkey, linear and rotary sensors
- Up to 9 timers
  - One 32-bit timer with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
  - One 16-bit 6-channel advanced-control timer, with up to 6 PWM channels, deadtime generation and emergency stop
  - Three 16-bit timers with IC/OC/OCN or PWM, deadtime gen. and emergency stop
  - One 16-bit basic timer to drive the DAC
  - 2 watchdog timers (independent, window)
  - SysTick timer: 24-bit downcounter
- Calendar RTC with alarm, periodic wakeup from Stop/Standby
- Communication interfaces
  - Three I2Cs with 20 mA current sink to support Fast mode plus
  - Up to 3 USARTs, 1 with ISO 7816 I/F, auto baudrate detect and Dual clock domain
  - Up to two SPIs with multiplexed full duplex I2S
  - Infrared transmitter
- Serial wire debug (SWD), JTAG
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F301x6	STM32F301R6, STM32F301C6, STM32F301K6
STM32F301x8	STM32F301R8, STM32F301C8, STM32F301K8

This is information on a product in full production. www.st.com

Contents

1 Introduction 9

2 Description 10

3 Functional overview 13

3.1 ARM® Cortex®-M4 core with FPU, embedded Flash and SRAM 13

3.2 Memories 13

3.2.1 Embedded Flash memory 13

3.2.2 Embedded SRAM 13

3.3 Boot modes 13

3.4 Cyclic redundancy check calculation unit (CRC) 14

3.5 Power management 14

3.5.1 Power supply schemes 14

3.5.2 Power supply supervisor 14

3.5.3 Voltage regulator 15

3.5.4 Low-power modes 15

3.6 Interconnect matrix 15

3.7 Clocks and startup 17

3.8 General-purpose inputs/outputs (GPIOs) 19

3.9 Direct memory access (DMA) 19

3.10 Interrupts and events 19

3.10.1 Nested vectored interrupt controller (NVIC) 19

3.11 Fast analog-to-digital converter (ADC) 20

3.11.1 Temperature sensor 20

3.11.2 Internal voltage reference (V_{REFINT}) 20

3.11.3 V_{BAT} battery voltage monitoring 21

3.12 Digital-to-analog converter (DAC) 21

3.13 Operational amplifier (OPAMP) 21

3.14 Ultra-fast comparators (COMP) 22

3.15 Timers and watchdogs 22

3.15.1 Advanced timer (TIM1) 23

3.15.2 General-purpose timers (TIM2, TIM15, TIM16, TIM17) 23

3.15.3 Basic timer (TIM6) 24

3.15.4 Independent watchdog (IWDG) . . . 24
3.15.5 Window watchdog (WWDG) . . . 24
3.15.6 SysTick timer . . . 24
3.16 Real-time clock (RTC) and backup registers . . . 24
3.17 Inter-integrated circuit interfaces (I^2C) . . . 26
3.18 Universal synchronous/asynchronous receiver transmitter (USART) . . . 27
3.19 Serial peripheral interfaces (SPI)/Inter-integrated sound interfaces (I2S) . . . 27
3.20 Touch sensing controller (TSC) . . . 28
3.21 Infrared transmitter . . . 30
3.22 Development support . . . 31
3.22.1 Serial wire JTAG debug port (SWJ-DP) . . . 31

4 Pinouts and pin description . . . 32

5 Memory mapping . . . 49

6 Electrical characteristics . . . 52
6.1 Parameter conditions . . . 52
6.1.1 Minimum and maximum values . . . 52
6.1.2 Typical values . . . 52
6.1.3 Typical curves . . . 52
6.1.4 Loading capacitor . . . 52
6.1.5 Pin input voltage . . . 52
6.1.6 Power supply scheme . . . 53
6.1.7 Current consumption measurement . . . 54
6.2 Absolute maximum ratings . . . 55
6.3 Operating conditions . . . 57
6.3.1 General operating conditions . . . 57
6.3.2 Operating conditions at power-up / power-down . . . 58
6.3.3 Embedded reset and power control block characteristics . . . 58
6.3.4 Embedded reference voltage . . . 60
6.3.5 Supply current characteristics . . . 60
6.3.6 Wakeup time from low-power mode . . . 72
6.3.7 External clock source characteristics . . . 73
6.3.8 Internal clock source characteristics . . . 79

6.3.9 PLL characteristics 80
6.3.10 Memory characteristics 81
6.3.11 EMC characteristics 82
6.3.12 Electrical sensitivity characteristics 83
6.3.13 I/O current injection characteristics 84
6.3.14 I/O port characteristics 85
6.3.15 NRST pin characteristics 90
6.3.16 Timer characteristics 91
6.3.17 Communications interfaces 93
6.3.18 ADC characteristics 99
6.3.19 DAC electrical specifications 108
6.3.20 Comparator characteristics 109
6.3.21 Operational amplifier characteristics 111
6.3.22 Temperature sensor characteristics 114
6.3.23 V_{BAT} monitoring characteristics 114

7 Package information 115
7.1 WLCSP49 package information 116
7.2 LQFP64 package information 119
7.3 LQFP48 package information 122
7.4 UFQFPN32 package information 126
7.5 Thermal characteristics 129
7.5.1 Reference document 129
7.5.2 Selecting the product temperature range 130

8 Ordering information 132

9 Revision history 133

List of tables

Table 1. Device summary . . . 1
Table 2. STM32F301x6/8 device features and peripheral counts . . . 11
Table 3. External analog supply values for analog peripherals . . . 14
Table 4. STM32F301x6/8 peripheral interconnect matrix . . . 16
Table 5. Timer feature comparison . . . 22
Table 6. Comparison of I2C analog and digital filters . . . 26
Table 7. STM32F301x6/8 I^2C implementation . . . 26
Table 8. USART features . . . 27
Table 9. STM32F301x6/8 SPI/I2S implementation . . . 28
Table 10. Capacitive sensing GPIOs available on STM32F301x6/8 devices . . . 29
Table 11. No. of capacitive sensing channels available on STM32F301x6/8 devices . . . 29
Table 12. Legend/abbreviations used in the pinout table . . . 35
Table 13. STM32F301x6/8 pin definitions . . . 36
Table 14. Alternate functions for Port A . . . 43
Table 15. Alternate functions for Port B . . . 45
Table 16. Alternate functions for Port C . . . 47
Table 17. Alternate functions for Port D . . . 48
Table 18. Alternate functions for Port F . . . 48
Table 19. STM32F301x6 STM32F301x8 peripheral register boundary addresses . . . 50
Table 20. Voltage characteristics . . . 55
Table 21. Current characteristics . . . 56
Table 22. Thermal characteristics . . . 56
Table 23. General operating conditions . . . 57
Table 24. Operating conditions at power-up / power-down . . . 58
Table 25. Embedded reset and power control block characteristics . . . 58
Table 26. Programmable voltage detector characteristics . . . 59
Table 27. Embedded internal reference voltage . . . 60
Table 28. Internal reference voltage calibration values . . . 60
Table 29. Typical and maximum current consumption from VDD supply at VDD = 3.6V . . . 61
Table 30. Typical and maximum current consumption from the V_{DDA} supply . . . 63
Table 31. Typical and maximum V_{DD} consumption in Stop and Standby modes . . . 63
Table 32. Typical and maximum V_{DDA} consumption in Stop and Standby modes . . . 64
Table 33. Typical and maximum current consumption from V_{BAT} supply . . . 64
Table 34. Typical current consumption in Run mode, code with data processing running from Flash 66
Table 35. Typical current consumption in Sleep mode, code running from Flash or RAM . . . 67
Table 36. Switching output I/O current consumption . . . 69
Table 37. Peripheral current consumption . . . 71
Table 38. Low-power mode wakeup timings . . . 72
Table 39. Wakeup time using USART . . . 72
Table 40. High-speed external user clock characteristics . . . 73
Table 41. Low-speed external user clock characteristics . . . 74
Table 42. HSE oscillator characteristics . . . 75
Table 43. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) . . . 77
Table 44. HSI oscillator characteristics . . . 79
Table 45. LSI oscillator characteristics . . . 80
Table 46. PLL characteristics . . . 80
Table 47. Flash memory characteristics . . . 81

Table 48. Flash memory endurance and data retention . . . 81
Table 49. EMS characteristics . . . 82
Table 50. EMI characteristics . . . 83
Table 51. ESD absolute maximum ratings . . . 83
Table 52. Electrical sensitivities . . . 84
Table 53. I/O current injection susceptibility . . . 84
Table 54. I/O static characteristics . . . 85
Table 55. Output voltage characteristics . . . 88
Table 56. I/O AC characteristics . . . 89
Table 57. NRST pin characteristics . . . 90
Table 58. TIMx characteristics . . . 91
Table 59. IWDG min/max timeout period at 40 kHz (LSI) . . . 92
Table 60. WWDG min-max timeout value @72 MHz (PCLK) . . . 92
Table 61. I2C analog filter characteristics . . . 93
Table 62. SPI characteristics . . . 94
Table 63. I2S characteristics . . . 96
Table 64. ADC characteristics . . . 99
Table 65. Maximum ADC RAIN . . . 101
Table 66. ADC accuracy - limited test conditions . . . 103
Table 67. ADC accuracy . . . 105
Table 68. ADC accuracy . . . 106
Table 69. DAC characteristics . . . 108
Table 70. Comparator characteristics . . . 109
Table 71. Operational amplifier characteristics . . . 111
Table 72. TS characteristics . . . 114
Table 73. Temperature sensor calibration values . . . 114
Table 74. V_{BAT} monitoring characteristics . . . 114
Table 75. WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale package mechanical data . . . 117
Table 76. WLCSP49 recommended PCB design rules (0.4 mm pitch) . . . 118
Table 77. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data . . . 119
Table 78. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package mechanical data . . . 123
Table 79. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package mechanical data . . . 127
Table 80. Package thermal characteristics . . . 129
Table 81. Ordering information scheme . . . 132
Table 82. Document revision history . . . 133

List of figures

Figure 1. STM32F301x6/8 block diagram . . . 12
Figure 2. Clock tree . . . 18
Figure 3. Infrared transmitter . . . 30
Figure 4. STM32F301x6/8 UFQFN32 pinout . . . 32
Figure 5. STM32F301x6/8 LQFP48 pinout . . . 32
Figure 6. STM32F301x6/8 LQFP64 pinout . . . 33
Figure 7. STM32F301x6/8 WLCSP49 ballout . . . 34
Figure 8. STM32F301x6/8 memory mapping . . . 49
Figure 9. Pin loading conditions . . . 52
Figure 10. Pin input voltage . . . 52
Figure 11. Power supply scheme . . . 53
Figure 12. Current consumption measurement scheme . . . 54
Figure 13. Typical V_{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00') . . . 65
Figure 14. High-speed external clock source AC timing diagram . . . 73
Figure 15. Low-speed external clock source AC timing diagram . . . 74
Figure 16. Typical application with an 8 MHz crystal . . . 76
Figure 17. Typical application with a 32.768 kHz crystal . . . 78
Figure 18. HSI oscillator accuracy characterization results for soldered parts . . . 79
Figure 19. TC and TTa I/O input characteristics - CMOS port . . . 86
Figure 20. TC and TTa I/O input characteristics - TTL port . . . 86
Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port . . . 86
Figure 22. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port . . . 87
Figure 23. I/O AC characteristics definition . . . 90
Figure 24. Recommended NRST pin protection . . . 91
Figure 25. SPI timing diagram - slave mode and CPHA = 0 . . . 95
Figure 26. SPI timing diagram - slave mode and CPHA = 1(1) . . . 95
Figure 27. SPI timing diagram - master mode(1) . . . 96
Figure 28. I^2S slave timing diagram (Philips protocol)(1) . . . 98
Figure 29. I^2S master timing diagram (Philips protocol)(1) . . . 98
Figure 30. ADC typical current consumption in single-ended and differential modes . . . 101
Figure 31. ADC accuracy characteristics . . . 107
Figure 32. Typical connection diagram using the ADC . . . 107
Figure 33. 12-bit buffered /non-buffered DAC . . . 109
Figure 34. Maximum V_{REFINT} scaler startup time from power down . . . 110
Figure 35. OPAMP Voltage Noise versus Frequency . . . 113
Figure 36. WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale package outline . . . 116
Figure 37. WLCSP49 - 49-pin, 3.417 x 3.151 mm, 0.4 mm pitch wafer level chip scale package recommended footprint . . . 117
Figure 38. WLCSP49 marking example (package top view) . . . 118
Figure 39. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline . . . 119
Figure 40. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint . . . 120
Figure 41. LQFP64 marking example (package top view) . . . 121
Figure 42. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package outline . . . 122
Figure 43. LQFP48 - 48-pin, 7 x 7 mm low-profile quad flat package recommended footprint . . . 124
Figure 44. LQFP48 marking example (package top view) . . . 125

Figure 45. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package outline. 126
Figure 46. UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package recommended footprint 127
Figure 47. UFQFPN32 marking example (package top view) 128

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F301x6/8 microcontrollers.

This datasheet should be read in conjunction with the STM32F301x6/8 and STM32F318x8 advanced ARM®-based 32-bit MCUs reference manual (RM0366). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the ARM® Cortex®-M4 core, please refer to the Cortex®-M4 Technical Reference Manual, available from ARM website www.arm.com.

2 Description

The STM32F301x6/8 family is based on the high-performance ARM® Cortex®-M4 32-bit RISC core operating at a frequency of up to 72 MHz and embedding a floating point unit (FPU). The family incorporates high-speed embedded memories (up to 64 Kbytes of Flash memory, 16 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer a fast 12-bit ADC (5 Msps), three comparators, an operational amplifier, up to 18 capacitive sensing channels, one DAC channel, a low-power RTC, one general-purpose 32-bit timer, one timer dedicated to motor control, and up to three general-purpose 16-bit timers, and one timer to drive the DAC. They also feature standard and advanced communication interfaces: three I^2Cs, up to three USARTs, up to two SPIs with multiplexed full-duplex I2S, and an infrared transmitter.

The STM32F301x6/8 family operates in the –40 to +85°C and –40 to +105°C temperature ranges from at a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F301x6/8 family offers devices in 32-, 48-, 49- and 64-pin packages.

The set of included peripherals changes with the device chosen.

Table 2. STM32F301x6/8 device features and peripheral counts

Peripheral		STM32F301Kx		STM32F301Cx		STM32F301Rx	
Flash (Kbytes)		32	64	32	64	32	64
SRAM (Kbytes)		16					
Timers	Advanced control	1 (16-bit)					
	General purpose	3 (16-bit) 1 (32 bit)					
	Basic	1					
	SysTick timer	1					
	Watchdog timers (independent, window)	2					
	PWM channels (all) (1)	16		18			
	PWM channels (except complementary)	10		12			
Comm. interfaces	SPI/I2S	2					
	I^2C	3					
	USART	2		3			
DMA channels		7					
Capacitive sensing channels		18					
12-bit ADC Number of channels		1 8		1 11		1 15	
12-bit DAC channels		1					
Analog comparator		2		3			
Operational amplifier		1					
CPU frequency		72 MHz					
Operating voltage		2.0 to 3.6 V					
Operating temperature		Ambient operating temperature: - 40 to 85°C / - 40 to 105°C Junction temperature: - 40 to 125°C					
Packages		UFQFPN32		LQFP48, WLCSP49		LQFP64	

1. This total number considers also the PWMs generated on the complementary output channels.

Figure 1. STM32F301x6/8 block diagram



3 Functional overview

3.1 ARM® Cortex®-M4 core with FPU, embedded Flash and SRAM

The ARM® Cortex®-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM® Cortex®-M4 32-bit RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single-precision FPU speeds up software development by using metalanguage development tools while avoiding saturation.

With its embedded ARM core, the STM32F301x6/8 family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F301x6/8 family devices.

3.2 Memories

3.2.1 Embedded Flash memory

All STM32F301x6/8 devices feature up to 64 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

3.2.2 Embedded SRAM

STM32F301x6/8 devices feature 16 Kbytes of embedded SRAM.

3.3 Boot modes

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10) and USART2 (PA2/PA3).

3.4 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.5 Power management

3.5.1 Power supply schemes

- V_{SS}, V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supply for ADC, DAC, comparators, operational amplifier, reset blocks, RCs and PLL. The minimum voltage to be applied to V_{DDA} differs from one analog peripheral to another. *Table 3* provides the summary of the V_{DDA} ranges for analog peripherals. The V_{DDA} voltage level must always be greater than or equal to the V_{DD} voltage level and must be provided first.

Table 3. External analog supply values for analog peripherals

Analog peripheral	Minimum V_{DDA} supply	Maximum V_{DDA} supply
ADC/COMP	2.0 V	3.6 V
DAC/OPAMP	2.4 V	3.6 V

- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.5.2 Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.5.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

3.5.4 Low-power modes

The STM32F301x6/8 supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Sleep mode

  In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- Stop mode

  Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

  The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm, COMPx, I2C or USARTx.

- Standby mode

  The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

  The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.6 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Table 4. STM32F301x6/8 peripheral interconnect matrix

Interconnect source	Interconnect destination	Interconnect action
TIMx	TIMx	Timers synchronization or chaining
	ADC1 DAC1	Conversion triggers
	DMA	Memory to memory transfer trigger
	Compx	Comparator output blanking
COMPx	TIMx	Timer input: OCREF_CLR input, input capture
ADC1	TIM1	Timer triggered by analog watchdog
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration
CSS CPU (hard fault) COMPx PVD GPIO	TIM1 TIM15, 16, 17	Timer break
GPIO	TIMx	External trigger, timer break
	ADC1 DAC1	Conversion external trigger
DAC1	COMPx	Comparator inverting input

Note: For more details about the interconnect actions, please refer to the corresponding sections in the STM32F301x6/8 and STM32F318x8 *reference manual RM0366.*

3.7 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

The advanced clock controller clocks the core and all peripherals using a single crystal or oscillator. To achieve audio class performance, an audio crystal can be used.

Figure 2. Clock tree



3.8 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.9 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 7 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I^2C, USART, timers, DAC and ADC.

3.10 Interrupts and events

3.10.1 Nested vectored interrupt controller (NVIC)

The STM32F301x6/8 devices embed a nested vectored interrupt controller (NVIC) able to handle up to 60 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.11 Fast analog-to-digital converter (ADC)

An analog-to-digital converter, with selectable resolution between 12 and 6 bit, is embedded in the STM32F301x6/8 family devices. The ADC has up to 15 external channels performing conversions in single-shot or scan modes. Channels can be configured to be either single-ended input or differential input. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller.

Three analog watchdogs are available. The analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.11.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.11.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADC1_IN18 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.11.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.12 Digital-to-analog converter (DAC)

One 12-bit buffered DAC channel (DAC1_OUT1) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- One DAC output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- External triggers for conversion

3.13 Operational amplifier (OPAMP)

The STM32F301x6/8 devices embed one operational amplifier with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When the operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

3.14 Ultra-fast comparators (COMP)

The STM32F301x6/8 devices embed up to three ultra-fast rail-to-rail comparators which offer the features below:

- Programmable internal or external reference voltage
- Selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 27: Embedded internal reference voltage* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, and also generate interrupts and breaks for the timers.

3.15 Timers and watchdogs

The STM32F301x6/8 devices include advanced control timer, up to general-purpose timers, basic timer, two watchdog timers and a SysTick timer. *Table 5* compares the features of the advanced control, general purpose and basic timers.

Table 5. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementary outputs
Advanced control	TIM1(1)	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
General-purpose	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
	TIM15(1)	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
	TIM16(1), TIM17(1)	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

1. TIM1/15/16/17 can be clocked from the PLL running at 144 MHz when the system clock source is the PLL and AHB or APB2 subsystem clocks are not divided by more than 2 cumulatively.

3.15.1 Advanced timer (TIM1)

The advanced-control timer can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in *Section 3.15.2* using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

3.15.2 General-purpose timers (TIM2, TIM15, TIM16, TIM17)

There are up to four synchronizable general-purpose timers embedded in the STM32F301x6/8 devices (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2

TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler

It features 4 independent channels for input capture/output compare, PWM or one-pulse mode output. It can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counter can be frozen in debug mode.

It has independent DMA request generation and supports quadrature encoders.

TIM15, TIM16 and TIM 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

3.15.3 Basic timer (TIM6)

This timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit time base.

3.15.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option byte. The counter can be frozen in debug mode.

3.15.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.16 Real-time clock (RTC) and backup registers

The RTC and the 20 backup registers are supplied through a switch that takes power from either the V_{DD} supply when present or the VBAT pin. The backup registers are five 32-bit registers used to store 20 byte of user application data when V_{DD} power is not present.

They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.