Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

STM32F302xB STM32F302xC

ARM®-based Cortex®-M4 32b MCU+FPU, up to 256KB Flash+ 40KB SRAM, 2 ADCs, 1 DAC ch., 4 comp, 2 PGA, timers, 2.0-3.6 V

Datasheet - production data

Features

- Core: ARM® Cortex®-M4 32-bit CPU with FPU (72 MHz max), single-cycle multiplication and HW division, DSP instruction and MPU (memory protection unit)
- Operating conditions:
  - V_{DD}, V_{DDA} voltage range: 2.0 V to 3.6 V
- Memories
  - 128 to 256 Kbytes of Flash memory
  - Up to 40 Kbytes of SRAM, with HW parity check implemented on the first 16 Kbytes.
- CRC calculation unit
- Reset and supply management
  - Power-on/Power-down reset (POR/PDR)
  - Programmable voltage detector (PVD)
  - Low-power modes: Sleep, Stop and Standby
  - V_{BAT} supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x 16 PLL option
  - Internal 40 kHz oscillator
- Up to 87 fast I/Os
  - All mappable on external interrupt vectors
  - Several 5 V-tolerant
- Interconnect matrix
- 12-channel DMA controller
- Two ADCs 0.20 µS (up to 17 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, single ended/differential input, separate analog supply from 2 to 3.6 V
- One 12-bit DAC channel with analog supply from 2.4 to 3.6 V
- Four fast rail-to-rail analog comparators with analog supply from 2 to 3.6 V
- Two operational amplifiers that can be used in PGA mode, all terminals accessible with analog supply from 2.4 to 3.6 V
- Up to 24 capacitive sensing channels supporting touchkey, linear and rotary touch sensors

LQFP48 (7 × 7 mm)
LQFP64 (10 × 10 mm)
LQFP100 (14 × 14 mm)

WLCSP100 (0.4 mm pitch)

- Up to 11 timers
  - One 32-bit timer and two 16-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
  - One 16-bit 6-channel advanced-control timer, with up to 6 PWM channels, deadtime generation and emergency stop
  - One 16-bit timer with 2 IC/OCs, 1 OCN/PWM, deadtime generation and emergency stop
  - Two 16-bit timers with IC/OC/OCN/PWM, deadtime generation and emergency stop
  - Two watchdog timers (independent, window)
  - SysTick timer: 24-bit downcounter
  - One 16-bit basic timer to drive the DAC
- Calendar RTC with Alarm, periodic wakeup from Stop/Standby
- Communication interfaces
  - CAN interface (2.0B Active)
  - Two I^2C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP
  - Up to five USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
  - Up to three SPIs, two with multiplexed half/full duplex I2S interface, 4 to 16 programmable bit frames
  - USB 2.0 full speed interface
  - Infrared transmitter
- Serial wire debug, Cortex®-M4 with FPU ETM, JTAG
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F302xB	STM32F302CB, STM32F302RB, STM32F302VB
STM32F302xC	STM32F302CC, STM32F302RC, STM32F302VC

This is information on a product in full production. www.st.com

Contents

1 Introduction 9

2 Description 10

3 Functional overview 13

3.1 ARM® Cortex®-M4 core with FPU with embedded Flash and SRAM . . . 13

3.2 Memory protection unit (MPU) 13

3.3 Embedded Flash memory 13

3.4 Embedded SRAM 14

3.5 Boot modes 14

3.6 Cyclic redundancy check (CRC) 14

3.7 Power management 15

3.7.1 Power supply schemes 15

3.7.2 Power supply supervision 15

3.7.3 Voltage regulator 15

3.7.4 Low-power modes 16

3.8 Interconnect matrix 16

3.9 Clocks and startup 17

3.10 General-purpose input/outputs (GPIOs) 19

3.11 Direct memory access (DMA) 19

3.12 Interrupts and events 19

3.12.1 Nested vectored interrupt controller (NVIC) 19

3.13 Fast analog-to-digital converter (ADC) 20

3.13.1 Temperature sensor 20

3.13.2 Internal voltage reference (V_{REFINT}) 20

3.13.3 V_{BAT} battery voltage monitoring 21

3.13.4 OPAMP reference voltage (VREFOPAMP) 21

3.14 Digital-to-analog converter (DAC) 21

3.15 Operational amplifier (OPAMP) 21

3.16 Fast comparators (COMP) 21

3.17 Timers and watchdogs 22

3.17.1 Advanced timer (TIM1) 23

3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) . . 23
3.17.3 Basic timer (TIM6) 23
3.17.4 Independent watchdog (IWDG) 24
3.17.5 Window watchdog (WWDG) 24
3.17.6 SysTick timer 24
3.18 Real-time clock (RTC) and backup registers 24
3.19 Inter-integrated circuit interface (I^2C) 25
3.20 Universal synchronous/asynchronous receiver transmitter (USART) . . . 26
3.21 Universal asynchronous receiver transmitter (UART) 26
3.22 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S) . 27
3.23 Controller area network (CAN) 27
3.24 Universal serial bus (USB) 27
3.25 Infrared Transmitter 28
3.26 Touch sensing controller (TSC) 28
3.27 Development support 30
3.27.1 Serial wire JTAG debug port (SWJ-DP) 30
3.27.2 Embedded trace macrocell™ 30

4 Pinouts and pin description 31

5 Memory mapping 51

6 Electrical characteristics 54
6.1 Parameter conditions 54
6.1.1 Minimum and maximum values 54
6.1.2 Typical values 54
6.1.3 Typical curves 54
6.1.4 Loading capacitor 54
6.1.5 Pin input voltage 54
6.1.6 Power supply scheme 55
6.1.7 Current consumption measurement 56
6.2 Absolute maximum ratings 56
6.3 Operating conditions 58
6.3.1 General operating conditions 58
6.3.2 Operating conditions at power-up / power-down 59
6.3.3 Embedded reset and power control block characteristics 59

6.3.4 Embedded reference voltage 61
6.3.5 Supply current characteristics 61
6.3.6 Wakeup time from low-power mode 72
6.3.7 External clock source characteristics 73
6.3.8 Internal clock source characteristics 78
6.3.9 PLL characteristics 80
6.3.10 Memory characteristics 80
6.3.11 EMC characteristics 81
6.3.12 Electrical sensitivity characteristics 82
6.3.13 I/O current injection characteristics 83
6.3.14 I/O port characteristics 85
6.3.15 NRST pin characteristics 90
6.3.16 Timer characteristics 91
6.3.17 Communications interfaces 93
6.3.18 ADC characteristics 102
6.3.19 DAC electrical specifications 116
6.3.20 Comparator characteristics 118
6.3.21 Operational amplifier characteristics 120
6.3.22 Temperature sensor characteristics 122
6.3.23 V_{BAT} monitoring characteristics 123

7 Package information 124

7.1 LQFP100 – 14 x 14 mm, low-profile quad flat package information 124
7.2 LQFP64 – 10 x 10 mm, low-profile quad flat package information 127
7.3 LQFP48 – 7 x 7 mm, low-profile quad flat package information 130
7.4 WLCSP100 - 0.4 mm pitch wafer level chip scale package information 133
7.5 Thermal characteristics 137
7.5.1 Reference document 137
7.5.2 Selecting the product temperature range 138

8 Ordering information 140

9 Revision history 141

List of tables

Table 1. Device summary . . . 1
Table 2. STM32F302xx family device features and peripheral counts . . . 11
Table 3. External analog supply values for analog peripherals . . . 15
Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix . . . 16
Table 5. Timer feature comparison . . . 22
Table 6. Comparison of I2C analog and digital filters . . . 25
Table 7. STM32F302xB/STM32F302xC I^2C implementation . . . 25
Table 8. USART features . . . 26
Table 9. STM32F302xB/STM32F302xC SPI/I2S implementation . . . 27
Table 10. Capacitive sensing GPIOs available on STM32F302xB/STM32F302xC devices . . . 29
Table 11. No. of capacitive sensing channels available on STM32F302xB/STM32F302xC devices . 29
Table 12. Legend/abbreviations used in the pinout table . . . 35
Table 13. STM32F302xB/STM32F302xC pin definitions . . . 35
Table 14. Alternate functions for port A . . . 43
Table 15. Alternate functions for port B . . . 45
Table 16. Alternate functions for port C . . . 47
Table 17. Alternate functions for port D . . . 48
Table 18. Alternate functions for port E . . . 49
Table 19. Alternate functions for port F . . . 50
Table 20. STM32F302xB/STM32F302xC memory map, peripheral register boundary addresses . . 52
Table 21. Voltage characteristics . . . 56
Table 22. Current characteristics . . . 57
Table 23. Thermal characteristics . . . 57
Table 24. General operating conditions . . . 58
Table 25. Operating conditions at power-up / power-down . . . 59
Table 26. Embedded reset and power control block characteristics . . . 59
Table 27. Programmable voltage detector characteristics . . . 60
Table 28. Embedded internal reference voltage . . . 61
Table 29. Internal reference voltage calibration values . . . 61
Table 30. Typical and maximum current consumption from V_{DD} supply at V_{DD} = 3.6V . . . 62
Table 31. Typical and maximum current consumption from the V_{DDA} supply . . . 63
Table 32. Typical and maximum V_{DD} consumption in Stop and Standby modes . . . 64
Table 33. Typical and maximum V_{DDA} consumption in Stop and Standby modes . . . 64
Table 34. Typical and maximum current consumption from V_{BAT} supply . . . 65
Table 35. Typical current consumption in Run mode, code with data processing running from Flash 66
Table 36. Typical current consumption in Sleep mode, code running from Flash or RAM . . . 67
Table 37. Switching output I/O current consumption . . . 69
Table 38. Peripheral current consumption . . . 70
Table 39. Low-power mode wakeup timings . . . 72
Table 40. High-speed external user clock characteristics . . . 73
Table 41. Low-speed external user clock characteristics . . . 74
Table 42. HSE oscillator characteristics . . . 75
Table 43. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) . . . 77
Table 44. HSI oscillator characteristics . . . 78
Table 45. LSI oscillator characteristics . . . 79
Table 46. PLL characteristics . . . 80
Table 47. Flash memory characteristics . . . 80
Table 48. Flash memory endurance and data retention . . . 80

Table 49. EMS characteristics . . . 81
Table 50. EMI characteristics . . . 82
Table 51. ESD absolute maximum ratings . . . 82
Table 52. Electrical sensitivities . . . 83
Table 53. I/O current injection susceptibility . . . 84
Table 54. I/O static characteristics . . . 85
Table 55. Output voltage characteristics . . . 88
Table 56. I/O AC characteristics . . . 89
Table 57. NRST pin characteristics . . . 90
Table 58. TIMx characteristics . . . 91
Table 59. IWDG min/max timeout period at 40 kHz (LSI) . . . 92
Table 60. WWDG min-max timeout value @72 MHz (PCLK) . . . 92
Table 61. I2C timings specification (see I2C specification, rev.03, June 2007) . . . 93
Table 62. I2C analog filter characteristics . . . 94
Table 63. SPI characteristics . . . 95
Table 64. I^2S characteristics . . . 98
Table 65. USB startup time . . . 100
Table 66. USB DC electrical characteristics . . . 100
Table 67. USB: Full-speed electrical characteristics . . . 101
Table 68. ADC characteristics . . . 102
Table 69. Maximum ADC RAIN . . . 106
Table 70. ADC accuracy - limited test conditions, 100-pin packages . . . 107
Table 71. ADC accuracy, 100-pin packages . . . 109
Table 72. ADC accuracy - limited test conditions, 64-pin packages . . . 111
Table 73. ADC accuracy, 64-pin packages . . . 113
Table 74. ADC accuracy at 1MSPS . . . 114
Table 75. DAC characteristics . . . 116
Table 76. Comparator characteristics . . . 118
Table 77. Operational amplifier characteristics . . . 120
Table 78. TS characteristics . . . 122
Table 79. Temperature sensor calibration values . . . 122
Table 80. V_{BAT} monitoring characteristics . . . 123
Table 81. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data . . . 124
Table 82. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data . . . 127
Table 83. LQFP48 – 7 x 7 mm, low-profile quad flat package mechanical data . . . 130
Table 84. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package mechanical data . . . 134
Table 85. WLCSP100 recommended PCB design rules (0.4 mm pitch) . . . 135
Table 86. Package thermal characteristics . . . 137
Table 87. Ordering information scheme . . . 140
Table 88. Document revision history . . . 141

List of figures

Figure 1. STM32F302xB/STM32F302xC block diagram . . . 12
Figure 2. Clock tree . . . 18
Figure 3. Infrared transmitter . . . 28
Figure 4. STM32F302xB/STM32F302xC LQFP48 pinout . . . 31
Figure 5. STM32F302xB/STM32F302xC LQFP64 pinout . . . 32
Figure 6. STM32F302xB/STM32F302xC LQFP100 pinout . . . 33
Figure 7. STM32F302xB/STM32F302xC WLCSP100 pinout . . . 34
Figure 8. STM32F302xB/STM32F302xC memory map . . . 51
Figure 9. Pin loading conditions . . . 54
Figure 10. Pin input voltage . . . 54
Figure 11. Power supply scheme . . . 55
Figure 12. Current consumption measurement scheme . . . 56
Figure 13. Typical V_{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] = '00') . . . 65
Figure 14. High-speed external clock source AC timing diagram . . . 73
Figure 15. Low-speed external clock source AC timing diagram . . . 74
Figure 16. Typical application with an 8 MHz crystal . . . 76
Figure 17. Typical application with a 32.768 kHz crystal . . . 78
Figure 18. HSI oscillator accuracy characterization results for soldered parts . . . 79
Figure 19. TC and TTa I/O input characteristics - CMOS port . . . 86
Figure 20. TC and TTa I/O input characteristics - TTL port . . . 86
Figure 21. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port . . . 87
Figure 22. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port . . . 87
Figure 23. I/O AC characteristics definition . . . 90
Figure 24. Recommended NRST pin protection . . . 91
Figure 25. I^2C bus AC waveforms and measurement circuit . . . 94
Figure 26. SPI timing diagram - slave mode and CPHA = 0 . . . 96
Figure 27. SPI timing diagram - slave mode and CPHA = 1(1) . . . 96
Figure 28. SPI timing diagram - master mode(1) . . . 97
Figure 29. I^2S slave timing diagram (Philips protocol)(1) . . . 99
Figure 30. I^2S master timing diagram (Philips protocol)(1) . . . 99
Figure 31. USB timings: definition of data signal rise and fall time . . . 100
Figure 32. ADC typical current consumption on VDDA pin . . . 105
Figure 33. ADC typical current consumption on VREF+ pin . . . 105
Figure 34. ADC accuracy characteristics . . . 115
Figure 35. Typical connection diagram using the ADC . . . 115
Figure 36. 12-bit buffered /non-buffered DAC . . . 117
Figure 37. Maximum VREFINT scaler startup time from power down . . . 119
Figure 38. OPAMP voltage noise versus frequency . . . 122
Figure 39. LQFP100 – 14 x 14 mm, low-profile quad flat package outline . . . 124
Figure 40. LQFP100 – 14 x 14 mm, low-profile quad flat package recommended footprint . . . 125
Figure 41. LQFP100 – 14 x 14 mm, low-profile quad flat package top view example . . . 126
Figure 42. LQFP64 – 10 x 10 mm, low-profile quad flat package outline . . . 127
Figure 43. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint . . . 128
Figure 44. LQFP64 – 10 x 10 mm, low-profile quad flat package top view example . . . 129
Figure 45. LQFP48 – 7 x 7 mm, low-profile quad flat package outline . . . 130
Figure 46. LQFP48 - 7 x 7 mm, low-profile quad flat package recommended footprint . . . 131
Figure 47. LQFP48 - 7 x 7 mm, low-profile quad flat package top view example . . . 132
Figure 48. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale

package outline. 133
Figure 49. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale package recommended footprint 135
Figure 50. WLCSP100, 0.4 mm pitch wafer level chip scale package top view example 136

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F302xB/STM32F302xC microcontrollers.

This STM32F302xB/STM32F302xC datasheet should be read in conjunction with the STM32F302xx reference manual (RM0365). The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the Cortex®-M4 core with FPU, please refer to:

- **Cortex®-M4 with FPU Technical Reference Manual**, available from ARM website www.arm.com.
- **STM32F3xxx and STM32F4xxx Cortex®-M4 programming manual (PM0214)** available from our website *www.st.com*.

2 Description

The STM32F302xB/STM32F302xC family is based on the high-performance ARM® Cortex®-M4 32-bit RISC core with FPU operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 40 Kbytes of SRAM) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer up to two fast 12-bit ADCs (5 Msps), four comparators, two operational amplifiers, up to one DAC channel, a low-power RTC, up to five general-purpose 16-bit timers, one general-purpose 32-bit timer, and one timer dedicated to motor control. They also feature standard and advanced communication interfaces: up to two I^2Cs, up to three SPIs (two SPIs are with multiplexed full-duplex I2Ss), three USARTs, up to two UARTs, CAN and USB. To achieve audio class accuracy, the I2S peripherals can be clocked via an external PLL.

The STM32F302xB/STM32F302xC family operates in the -40 to +85 °C and -40 to +105 °C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F302xB/STM32F302xC family offers devices in four packages ranging from 48 pins to 100 pins.

The set of included peripherals changes with the device chosen.

Table 2. STM32F302xx family device features and peripheral counts

Peripheral		STM32F302Cx		STM32F302Rx		STM32F302Vx	
Flash (Kbytes)		128	256	128	256	128	256
SRAM (Kbytes) on data bus		32	40	32	40	32	40
Timers	Advanced control	1 (16-bit)					
	General purpose	5 (16-bit) 1 (32-bit)					
	Basic	1 (16-bit)					
PWM channels (all) (1)		26					
PWM channels (except complementary)		20					
Communication interfaces	SPI (I2S)(2)	3 (2)					
	I^2C	2					
	USART	3					
	UART	0		2			
	CAN	1					
	USB	1					
GPIOs	Normal I/Os (TC, TTa)	20		27		45 in LQFP100 37 in WLCSP100	
	5-volt tolerant I/Os (FT, FTf)	17		25		42 in LQFP100 40 in WLCSP100	
DMA channels		12					
Capacitive sensing channels		17		18		24	
12-bit ADCs		2					
Number of channels		9		16		17	
12-bit DAC channels		1					
Analog comparator		4					
Operational amplifiers		2					
CPU frequency		72 MHz					
Operating voltage		2.0 to 3.6 V					
Operating temperature		Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C Junction temperature: - 40 to 125 °C					
Packages		LQFP48		LQFP64		LQFP100 WLCSP100	

1. This total number considers also the PWMs generated on the complementary output channels
2. The SPI interfaces can work in an exclusive way in either the SPI mode or the I^2S audio mode.

Figure 1. STM32F302xB/STM32F302xC block diagram



1. AF: alternate function on I/O pins.

3 Functional overview

3.1 ARM® Cortex®-M4 core with FPU with embedded Flash and SRAM

The ARM Cortex-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4 32-bit RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F302xB/STM32F302xC family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F302xB/STM32F302xC family devices.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

All STM32F302xB/STM32F302xC devices feature up to 256 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

3.4 Embedded SRAM

STM32F302xB/STM32F302xC devices feature up to 40 Kbytes of embedded SRAM with hardware parity check on first 16 Kbytes of SRAM. The memory can be accessed in read/write at CPU clock speed with 0 wait states.

3.5 Boot modes

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART2 (PD5/PD6) or USB (PA11/PA12) through DFU (device firmware upgrade).

3.6 Cyclic redundancy check (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.7 Power management

3.7.1 Power supply schemes

- V_{SS}, V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supply for ADC, DAC, comparators operational amplifiers, reset blocks, RCs and PLL. The minimum voltage to be applied to V_{DDA} differs from one analog peripheral to another. *Table 3* provides the summary of the V_{DDA} ranges for analog peripherals. The V_{DDA} voltage level must be always greater or equal to the V_{DD} voltage level and must be provided first.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Table 3. External analog supply values for analog peripherals

Analog peripheral	Minimum V_{DDA} supply	Maximum V_{DDA} supply
ADC / COMP	2.0 V	3.6 V
DAC / OPAMP	2.4 V	3.6V

3.7.2 Power supply supervision

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.7.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

3.7.4 Low-power modes

The STM32F302xB/STM32F302xC supports three low-power modes to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

- Sleep mode

  In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- Stop mode

  Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

  The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the USB wakeup, the RTC alarm, COMPx, I2Cx or U(S)ARTx.

- Standby mode

  The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

  The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin or an RTC alarm occurs.

Note: The RTC, the IWDG and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.8 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix

Interconnect source	Interconnect destination	Interconnect action
TIMx	TIMx	Timers synchronization or chaining
	ADCx DAC1	Conversion triggers
	DMA	Memory to memory transfer trigger
	Compx	Comparator output blanking
COMPx	TIMx	Timer input: OCREF_CLR input, input capture
ADCx	TIMx	Timer triggered by analog watchdog

Table 4. STM32F302xB/STM32F302xC peripheral interconnect matrix (continued)

Interconnect source	Interconnect destination	Interconnect action
GPIO RTCCLK HSE/32 MC0	TIM16	Clock source used as input channel for HSI and LSI calibration
CSS CPU (hard fault) COMPx PVD GPIO	TIM1, TIM15, 16, 17	Timer break
GPIO	TIMx	External trigger, timer break
	ADCx DAC1	Conversion external trigger
DAC1	COMPx	Comparator inverting input

Note: For more details about the interconnect actions, please refer to the corresponding sections in the reference manual (RM0365.

3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.

Figure 2. Clock tree



3.10 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.11 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I^2C, USART, general-purpose timers, DAC and ADC.

3.12 Interrupts and events

3.12.1 Nested vectored interrupt controller (NVIC)

The STM32F302xB/STM32F302xC devices embed a nested vectored interrupt controller (NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.13 Fast analog-to-digital converter (ADC)

Two fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6 bit, are embedded in the STM32F302xB/STM32F302xC family devices. The ADCs have up to 17 external channels (5 channels multiplexed between ADC1 and ADC2). Channels can be configured to be either single-ended input or differential input. The ADCs can perform conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs have also internal channels: Temperature sensor connected to ADC1 channel 16, $V_{BAT/2}$ connected to ADC1 channel 17, Voltage reference V_{REFINT} connected to the 2 ADCs channel 18, VREFOPAMP1 connected to ADC1 channel 15 and VREFOPAMP2 connected to ADC2 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller. 3 analog watchdogs per ADC are available.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.13.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.13.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADCx_IN18, x=1...2 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.13.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.13.4 OPAMP reference voltage (VREFOPAMP)

Every OPAMP reference voltage can be measured using a corresponding ADC internal channel: VREFOPAMP1 connected to ADC1 channel 15, VREFOPAMP2 connected to ADC2 channel 17.

3.14 Digital-to-analog converter (DAC)

A single 12-bit buffered DAC channel can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- One DAC output channel
- 8-bit or 10-bit monotonic output
- Left or right data alignment in 12-bit mode
- Noise-wave generation
- Triangular-wave generation
- DMA capability
- External triggers for conversion

3.15 Operational amplifier (OPAMP)

The STM32F302xB/STM32F302xC embeds two operational amplifiers with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

3.16 Fast comparators (COMP)

The STM32F302xB/STM32F302xC devices embed four fast rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pin
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 28: Embedded internal reference voltage on page 61* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined per pair into a window comparator

3.17 Timers and watchdogs

The STM32F302xB/STM32F302xC includes one advanced control timer, up to six general-purpose timers, one basic timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 5. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare Channels	Complementary outputs
Advanced	TIM1	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
General-purpose	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General-purpose	TIM3, TIM4	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General-purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General-purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

Note: TIM1/8 can have PLL as clock source, and therefore can be clocked at 144 MHz.

3.17.1 Advanced timer (TIM1)

The advanced-control timer, TIM1, can be seen as a three-phase PWM multiplexed on six channels. It has a complementary PWM output with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in *Section 3.17.2* using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the STM32F302xB/STM32F302xC (see *Table 5* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

- TIM2, 3, and TIM4

  These are full-featured general-purpose timers:

  – TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler

  – TIM3 and 4 have 16-bit auto-reload up/downcounters and 16-bit prescalers.

  These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

  The counters can be frozen in debug mode.

  All have independent DMA request generation and support quadrature encoders.

- TIM15, 16 and 17

  These three timers general-purpose timers with mid-range features:

  They have 16-bit auto-reload upcounters and 16-bit prescalers.

  – TIM15 has 2 channels and 1 complementary channel

  – TIM16 and TIM17 have 1 channel and 1 complementary channel

  All channels can be used for input capture/output compare, PWM or one-pulse mode output.

  The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

  The counters can be frozen in debug mode.

3.17.3 Basic timer (TIM6)

This timer is mainly used for DAC trigger generation. It can also be used as a generic 16-bit time base.

3.17.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

3.17.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.17.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.18 Real-time clock (RTC) and backup registers

The RTC and the 16 backup registers are supplied through a switch that takes power from either the V_{DD} supply when present or the V_{BAT} pin. The backup registers are sixteen 32-bit registers used to store 64 bytes of user application data when V_{DD} power is not present.

They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter.It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Automatic correction for 28, 29 (leap year), 30 and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stopand Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.

3.19 Inter-integrated circuit interface (I^2C)

Up to two I^2C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 KHz), fast (up to 400 KHz) and fast mode + (up to 1 MHz) modes.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

Table 6. Comparison of I2C analog and digital filters

	Analog filter	Digital filter
Pulse width of suppressed spikes	50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	1. Extra filtering capability vs. standard requirements. 2. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Wakeup from Stop on address match is not available when digital filter is enabled.

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the I2Cx (x=1,2) to wake up the MCU from Stop mode on address match.

The I2C interfaces can be served by the DMA controller.

Refer to *Table 7* for the features available in I2C1 and I2C2.

Table 7. STM32F302xB/STM32F302xC I^2C implementation

I2C features(1)	I2C1	I2C2
7-bit addressing mode	X	X
10-bit addressing mode	X	X
Standard mode (up to 100 kbit/s)	X	X
Fast mode (up to 400 kbit/s)	X	X
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	X	X
Independent clock	X	X