

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







life.augmented


STM32F303xD STM32F303xE

ARM® Cortex®-M4 32b MCU+FPU, up to 512KB Flash, 80KB SRAM, FSMC, 4 ADCs, 2 DAC ch., 7 comp, 4 Op-Amp, 2.0-3.6 V

Datasheet - production data

Features

- Core: ARM[®] Cortex[®]-M4 32-bit CPU with 72 MHz FPU, single-cycle multiplication and HW division, 90 DMIPS (from CCM), DSP instruction and MPU (memory protection unit)
- Operating conditions:
 - V_{DD}, V_{DDA} voltage range: 2.0 V to 3.6 V
- Memories
 - Up to 512 Kbytes of Flash memory
 - 64 Kbytes of SRAM, with HW parity check implemented on the first 32 Kbytes.
 - Routine booster: 16 Kbytes of SRAM on instruction and data bus, with HW parity check (CCM)
 - Flexible memory controller (FSMC) for static memories, with four Chip Select
- CRC calculation unit
- Reset and supply management
 - Power-on/Power-down reset (POR/PDR)
 - Programmable voltage detector (PVD)
 - Low-power modes: Sleep, Stop and Standby
 - V_{BAT} supply for RTC and backup registers
- Clock management
 - 4 to 32 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 8 MHz RC with x 16 PLL option
 - Internal 40 kHz oscillator
- Up to 115 fast I/Os
 - All mappable on external interrupt vectors
 - Several 5 V-tolerant
- Interconnect matrix
- 12-channel DMA controller
- Four ADCs 0.20 µs (up to 40 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, separate analog supply from 2.0 to 3.6 V




- Two 12-bit DAC channels with analog supply from 2.4 to 3.6 V
- Seven ultra-fast rail-to-rail analog comparators with analog supply from 2.0 to 3.6 V
- Four operational amplifiers that can be used in PGA mode, all terminals accessible with analog supply from 2.4 to 3.6 V
- Up to 24 capacitive sensing channels supporting touchkey, linear and rotary touch sensors
- Up to 14 timers:
 - One 32-bit timer and two 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - Three 16-bit 6-channel advanced-control timers, with up to six PWM channels, deadtime generation and emergency stop
 - One 16-bit timer with two IC/OCs, one OCN/PWM, deadtime generation and emergency stop
 - Two 16-bit timers with IC/OC/OCN/PWM, deadtime generation and emergency stop
 - Two watchdog timers (independent, window)
 - One SysTick timer: 24-bit downcounter
 - Two 16-bit basic timers to drive the DAC
- Calendar RTC with Alarm, periodic wakeup from Stop/Standby
- · Communication interfaces
 - CAN interface (2.0B Active)

- Three I²C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP
- Up to five USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
- Up to four SPIs, 4 to 16 programmable bit frames, two with multiplexed half/full duplex I²S interface
- USB 2.0 full-speed interface with LPM support
- Infrared transmitter
- SWD, Cortex[®]-M4 with FPU ETM, JTAG
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F303xD	STM32F303RD, STM32F303VD, STM32F303ZD.
STM32F303xE	STM32F303RE, STM32F303VE, STM32F303ZE.



Contents

1	Intro	luction
2	Desc	iption
3	Func	ional overview
	3.1	$ARM^{\texttt{@}}Cortex^{\texttt{@}}\text{-M4}$ core with FPU with embedded Flash and SRAM $\ \ldots\ 16$
	3.2	Memory protection unit (MPU)
	3.3	Embedded Flash memory
	3.4	Embedded SRAM
	3.5	Boot modes
	3.6	Cyclic redundancy check (CRC)
	3.7	Power management
		3.7.1 Power supply schemes
		3.7.2 Power supply supervisor
		3.7.3 Voltage regulator
		3.7.4 Low-power modes
	3.8	Interconnect matrix
	3.9	Clocks and startup 20
	3.10	General-purpose input/outputs (GPIOs)
	3.11	Direct memory access (DMA)
	3.12	Flexible static memory controller (FSMC)
	3.13	Interrupts and events
		3.13.1 Nested vectored interrupt controller (NVIC)
	3.14	Fast analog-to-digital converter (ADC)
		3.14.1 Temperature sensor
		3.14.2 Internal voltage reference (V _{REFINT})
		3.14.3 V _{BAT} battery voltage monitoring
		3.14.4 OPAMP reference voltage (VREFOPAMP)
	3.15	Digital-to-analog converter (DAC)
	3.16	Operational amplifier (OPAMP)
	3.17	Ultra-fast comparators (COMP)
	3.18	Timers and watchdogs

		3.18.1	Advanced timers (TIM1, TIM8, TIM20)	26
		3.18.2	General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) .	. 26
		3.18.3	Basic timers (TIM6, TIM7)	27
		3.18.4	Independent watchdog (IWDG)	27
		3.18.5	Window watchdog (WWDG)	
		3.18.6	SysTick timer	28
	3.19	Real-ti	me clock (RTC) and backup registers	. 28
	3.20	Inter-in	ntegrated circuit interface (I ² C)	. 28
	3.21	Univer	sal synchronous/asynchronous receiver transmitter (USART)	. 29
	3.22	Univer	sal asynchronous receiver transmitter (UART)	. 30
	3.23	Serial	peripheral interface (SPI)/Inter-integrated sound interfaces (I ² S)	. 30
	3.24	Contro	ller area network (CAN)	. 31
	3.25	Univer	sal serial bus (USB)	. 31
	3.26	Infrare	d transmitter	. 31
	3.27	Touch	sensing controller (TSC)	. 32
	3.28	Develo	opment support	. 33
		3.28.1	Serial wire JTAG debug port (SWJ-DP)	33
		3.28.2	Embedded Trace Macrocell	33
4	Pino	ut and _l	pin description	. 35
5	Mem	ory ma	pping	. 64
6	Elect	rical ch	naracteristics	. 68
	6.1	Param	eter conditions	. 68
		6.1.1	Minimum and maximum values	. 68
		6.1.2	Typical values	68
		6.1.3	Typical curves	68
		6.1.4	Loading capacitor	68
		6.1.5	Pin input voltage	68
		6.1.6	Power supply scheme	69
		6.1.7	Current consumption measurement	70
	6.2	Absolu	ite maximum ratings	. 70
	6.3	Operat	ting conditions	. 72
		6.3.1	General operating conditions	72
		6.3.2	Operating conditions at power-up / power-down	73

		6.3.3	Embedded reset and power control block characteristics	73
		6.3.4	Embedded reference voltage	74
		6.3.5	Supply current characteristics	74
		6.3.6	Wakeup time from low-power mode	87
		6.3.7	External clock source characteristics	88
		6.3.8	Internal clock source characteristics	92
		6.3.9	PLL characteristics	93
		6.3.10	Memory characteristics	94
		6.3.11	FSMC characteristics	94
		6.3.12	EMC characteristics	115
		6.3.13	Electrical sensitivity characteristics	116
		6.3.14	I/O current injection characteristics	117
		6.3.15	I/O port characteristics	118
		6.3.16	NRST pin characteristics	123
		6.3.17	Timer characteristics	124
		6.3.18	Communications interfaces	125
		6.3.19	ADC characteristics	132
		6.3.20	DAC electrical specifications	144
		6.3.21	Comparator characteristics	146
		6.3.22	Operational amplifier characteristics	
		6.3.23	Temperature sensor characteristics	150
		6.3.24	V _{BAT} monitoring characteristics	151
7	Pack	kage info	ormation	152
	7.1	Packag	ge mechanical data	152
	7.2	LQFP1	44 package information	152
	7.3	UFBGA	A100 package information	156
	7.4	LQFP1	100 package information	159
	7.5	WLCSI	P100 package information	162
	7.6		64 package information	
	7.7		al characteristics	
		7.7.1	Reference document	
		7.7.2	Selecting the product temperature range	
8	Part	number	ring	171
•				4=-
9	Revi	ision his	story	172



List of tables

Table 1.	Device summary	2
Table 2.	STM32F303xD/E family device features and peripheral counts	13
Table 3.	External analog supply values for analog peripherals	18
Table 4.	STM32F303xD/E peripheral interconnect matrix	19
Table 5.	Timer feature comparison	26
Table 6.	Comparison of I ² C analog and digital filters	29
Table 7.	STM32F303xD/E I ² C implementation	29
Table 8.	USART features	30
Table 9.	STM32F303xD/E SPI/I ² S implementation	31
Table 10.	Capacitive sensing GPIOs available on STM32F303xD/E devices	32
Table 11.	Number of capacitive sensing channels available on	
	STM32F303xD/E devices	33
Table 12.	Legend/abbreviations used in the pinout table	40
Table 13.	STM32F303xD/E pin definitions	41
Table 14.	STM32F303xD/E alternate function mapping	53
Table 15.	Memory map, peripheral register boundary addresses	65
Table 16.	Voltage characteristics	70
Table 17.	Current characteristics	71
Table 18.	Thermal characteristics	71
Table 19.	General operating conditions	72
Table 20.	Operating conditions at power-up / power-down	73
Table 21.	Embedded reset and power control block characteristics	73
Table 22.	Programmable voltage detector characteristics	73
Table 23.	Embedded internal reference voltage	74
Table 24.	Internal reference voltage calibration values	74
Table 25.	Typical and maximum current consumption from V _{DD} supply at V _{DD} = 3.6V	75
Table 26.	Typical and maximum current consumption from the V _{DDA} supply	76
Table 27.	Typical and maximum V _{DD} consumption in Stop and Standby modes	77
Table 28.	Typical and maximum V _{DDA} consumption in Stop and Standby modes	78
Table 29.	Typical and maximum current consumption from V _{BAT} supply	78
Table 30.	Typical current consumption in Run mode, code with data processing running from Flash	80
Table 31.	Typical current consumption in Sleep mode, code running from Flash or RAM	
Table 32.	Switching output I/O current consumption	
Table 33.	Peripheral current consumption	
Table 34.	Low-power mode wakeup timings	
Table 35.	Wakeup time using USART	
Table 36.	High-speed external user clock characteristics	
Table 37.	Low-speed external user clock characteristics	
Table 38.	HSE oscillator characteristics	
Table 39.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	
Table 40.	HSI oscillator characteristics	
Table 41.	LSI oscillator characteristics	
Table 42.	PLL characteristics	
Table 43.	Flash memory characteristics	
Table 44.	Flash memory endurance and data retention	
Table 45.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	
Table 46	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	



Table 47.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	97
Table 48.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	98
Table 49.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	
Table 50.	Asynchronous multiplexed PSRAM/NOR read timings	
Table 51.	Asynchronous multiplexed PSRAM/NOR write timings	
Table 52.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	101
Table 53.	Synchronous multiplexed NOR/PSRAM read timings	102
Table 54.	Synchronous multiplexed PSRAM write timings	104
Table 55.	Synchronous non-multiplexed NOR/PSRAM read timings	105
Table 56.	Synchronous non-multiplexed PSRAM write timings	107
Table 57.	Switching characteristics for PC Card/CF read and write cycles	
	in attribute/common space	108
Table 58.	Switching characteristics for PC Card/CF read and write cycles in I/O space	111
Table 59.	Switching characteristics for NAND Flash read cycles	114
Table 60.	Switching characteristics for NAND Flash write cycles	
Table 61.	EMS characteristics	115
Table 62.	EMI characteristics	116
Table 63.	ESD absolute maximum ratings	116
Table 64.	Electrical sensitivities	117
Table 65.	I/O current injection susceptibility	117
Table 66.	I/O static characteristics	
Table 67.	Output voltage characteristics	121
Table 68.	I/O AC characteristics	122
Table 69.	NRST pin characteristics	123
Table 70.	TIMx characteristics	
Table 71.	IWDG min/max timeout period at 40 kHz (LSI)	125
Table 72.	WWDG min-max timeout value @72 MHz (PCLK)	
Table 73.	I2C analog filter characteristics	
Table 74.	SPI characteristics	
Table 75.	I ² S characteristics	129
Table 76.	USB startup time	131
Table 77.	USB DC electrical characteristics	
Table 78.	USB: full-speed electrical characteristics	131
Table 79.	ADC characteristics	
Table 80.	Maximum ADC RAIN	135
Table 81.	ADC accuracy - limited test conditions, 100-/144-pin packages	137
Table 82.	ADC accuracy, 100-pin/144-pin packages	138
Table 83.	ADC accuracy - limited test conditions, 64-pin packages	140
Table 84.	ADC accuracy, 64-pin packages	
Table 85.	ADC accuracy at 1MSPS	143
Table 86.	DAC characteristics	144
Table 87.	Comparator characteristics	
Table 88.	Operational amplifier characteristics	148
Table 89.	TS characteristics	150
Table 90.	Temperature sensor calibration values	150
Table 91.	V _{BAT} monitoring characteristics	151
Table 92.	LQFP144 mechanical data	
Table 93.	UFBGA100 package mechanical data	
Table 94.	UFBGA100 recommended PCB design rules (0.5 mm pitch BGA)	157
Table 95.	LQPF100 package mechanical data	
Table 96.	WLCSP100 package mechanical data	163
Table 97	WLCSP100 recommended PCB design rules (0.4 mm pitch)	164



List of tables

STM32F303xD STM32F303xE

Table 98.	LQFP64 package mechanical data	165
Table 99.	Package thermal characteristics	168
Table 100.	Ordering information scheme	171
Table 101.	Document revision history	172



List of figures

Figure 1.	STM32F303xD/E block diagram	15
Figure 2.	STM32F303xD/E clock tree	21
Figure 3.	Infrared transmitter	32
Figure 4.	STM32F303xD/E LQFP64 pinout	35
Figure 5.	STM32F303xD/E LQFP100 pinout	36
Figure 6.	STM32F303xD/E LQFP144 pinout	37
Figure 7.	STM32F303xD/E WLCSP100 ballout	38
Figure 8.	STM32F303xD/E UFBGA100 ballout	39
Figure 9.	STM32F303xD/E memory map	64
Figure 10.	Pin loading conditions	68
Figure 11.	Pin input voltage	
Figure 12.	Power supply scheme	69
Figure 13.	Current consumption measurement scheme	70
Figure 14.	Typical V _{BAT} current consumption (LSE and RTC ON/LSEDRV[1:0] 00')	79
Figure 15.	High-speed external clock source AC timing diagram	
Figure 16.	Low-speed external clock source AC timing diagram	89
Figure 17.	Typical application with an 8 MHz crystal	91
Figure 18.	Typical application with a 32.768 kHz crystal	92
Figure 19.	HSI oscillator accuracy characterization results for soldered parts	93
Figure 20.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	95
Figure 21.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	97
Figure 22.	Asynchronous multiplexed PSRAM/NOR read timings	99
Figure 23.	Asynchronous multiplexed PSRAM/NOR write timings	100
Figure 24.	Synchronous multiplexed NOR/PSRAM read timings	102
Figure 25.	Synchronous multiplexed PSRAM write timings	103
Figure 26.	Synchronous non-multiplexed NOR/PSRAM read timings	105
Figure 27.	Synchronous non-multiplexed PSRAM write timings	106
Figure 28.	PC Card/CompactFlash controller waveforms for common memory	
	read access	109
Figure 29.	PC Card/CompactFlash controller waveforms for common memory	
	write access	109
Figure 30.	PC Card/CompactFlash controller waveforms for attribute memory	
	read access	110
Figure 31.	PC Card/CompactFlash controller waveforms for attribute memory	
	write access	
Figure 32.	PC Card/CompactFlash controller waveforms for I/O space read access	
Figure 33.	PC Card/CompactFlash controller waveforms for I/O space write access	
Figure 34.	NAND controller read timings	
Figure 35.	NAND controller write timings	
Figure 36.	TC and TTa I/O input characteristics - CMOS port	
Figure 37.	TC and TTa I/O input characteristics - TTL port	
Figure 38.	Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port	
Figure 39.	Five volt tolerant (FT and FTf) I/O input characteristics - TTL port	
Figure 40.	I/O AC characteristics definition	
Figure 41.	Recommended NRST pin protection	124
Figure 42.	SPI timing diagram - slave mode and CPHA = 0	127
Figure 43.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	
Figure 44.	SPI timing diagram - master mode ⁽¹⁾	128



I ² S slave timing diagram (Philips protocol) ⁽¹⁾	130
I ² S master timing diagram (Philips protocol) ⁽¹⁾	130
USB timings: definition of data signal rise and fall time	131
ADC typical current consumption on VDDA pin	134
ADC typical current consumption on VREF+ pin	135
ADC accuracy characteristics	143
Typical connection diagram using the ADC	144
12-bit buffered /non-buffered DAC	146
OPAMP voltage noise versus frequency	150
LQFP144 package outline	152
Recommended footprint for the LQFP144 package	154
LQFP144 marking example (package top view)	155
UFBGA100 package outline	156
Recommended footprint for the UFBGA100 package	157
UFBGA100 marking example (package top view)	158
LQFP100 package outline	159
Recommended footprint for the LQFP100 package	160
LQFP100 marking example (package top view)	161
WLCSP100 package outline	162
Recommended footprint for the WLCSP100 package	163
WLCSP100 marking example (package top view)	164
LQFP64 package outline	165
Recommended footprint for the LQFP64 package	
LQFP64 marking example (package top view)	167
LQFP100 P _D max vs. T _A	170
	ADC typical current consumption on VDDA pin ADC typical current consumption on VREF+ pin ADC accuracy characteristics. Typical connection diagram using the ADC 12-bit buffered /non-buffered DAC OPAMP voltage noise versus frequency LQFP144 package outline Recommended footprint for the LQFP144 package LQFP144 marking example (package top view) UFBGA100 package outline Recommended footprint for the UFBGA100 package UFBGA100 marking example (package top view) LQFP100 package outline Recommended footprint for the LQFP100 package LQFP100 marking example (package top view) WLCSP100 package outline Recommended footprint for the WLCSP100 package WLCSP100 marking example (package top view) LQFP64 package outline Recommended footprint for the WLCSP100 package WLCSP100 marking example (package top view) LQFP64 package outline Recommended footprint for the LQFP64 package LQFP64 marking example (package top view)



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F303xD/E microcontrollers.

This STM32F303xD/E datasheet should be read in conjunction with the reference manual of STM32F303xB/C/D/E, STM32F358xC and STM32F328x4/6/8 devices (RM0316) available on STMicroelectronics website at www.st.com.

For information on the ARM[®] Cortex[®]-M4 core with FPU, refer to the following documents:

- Cortex[®] -M4 with FPU Technical Reference Manual, available from the www.arm.com website
- STM32F3 and STM32F4 Series Cortex® -M4 programming manual (PM0214) available on STMicroelectronics website at www.st.com.





2 Description

The STM32F303xD/E family is based on the high-performance ARM[®] Cortex[®]-M4 32-bit RISC core with FPU operating at a frequency of 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (512-Kbyte Flash memory, 80-Kbyte SRAM), a flexible memory controller (FSMC) for static memories (SRAM, PSRAM, NOR and NAND), and an extensive range of enhanced I/Os and peripherals connected to an AHB and two APB buses.

The devices offer four fast 12-bit ADCs (5 Msps), seven comparators, four operational amplifiers, two DAC channels, a low-power RTC, up to five general-purpose 16-bit timers, one general-purpose 32-bit timer, and up,to three timers dedicated to motor control. They also feature standard and advanced communication interfaces: up to three I²Cs, up to four SPIs (two SPIs are with multiplexed full-duplex I²Ss), three USARTs, up to two UARTs, CAN and USB. To achieve audio class accuracy, the I²S peripherals can be clocked via an external PLL.

The STM32F303xD/E family operates in the -40 to +85°C and -40 to +105°C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F303xD/E family offers devices in different packages ranging from 64 to 144 pins.

Depending on the device chosen, different sets of peripherals are included.

577

Table 2. STM32F303xD/E family device features and peripheral counts

Peripheral		STM32F303Rx		STM32	STM32F303Vx		STM32F303Zx	
Flash (Kbytes)		384	512	384	512	384	512	
SRAM (Kbytes) on data bus		64						
CCM (Core Coupled Memory) RAM (Kbytes)		16						
FMC (flexible m	nemory controller)		NO		YE	S		
	Advanced control	2 (10	6-bit) ⁽¹⁾ 3 (16-bit)					
	General purpose	5 (16-bit) 1 (32-bit)						
Timers	PWM channels (all) (2)		31	4	10	4	10	
Timers	Basic			2 (1	6-bit)			
	PWM channels (except complementary)		22	2	28	2	28	
	SPI (I ² S) ⁽³⁾			4	(2)			
	I ² C				3			
Communication	USART				3			
interfaces	UART	2						
	CAN	1						
	USB				1			
	Normal I/Os (TC, TTa)	26 37 i		37 in WLCSP100,44 in LQFP100 and 45 UFBGA100		ļ5		
GPIOs	5-volt tolerant I/Os (FT, FTf)	25		40 in WLC	QFP100 SP100 and GA100	100 and 70		
DMA channels		12						
Capacitive sensi	ng channels		18		24			
12-bit ADCs		22 cł	4 nannels	39 cha LQFP10 UFB0 33 cha	4 nnels in 0-pin and GA100 nnels in SP100		4 annels	
12-bit DAC channels								
Analog comparator								
Operational amp								
CPU frequency		72 MHz						
Operating voltage		2.0 to 3.6 V						



Table 2. STM32F303xD/E family device features and peripheral counts (continued)

Peripheral	STM32F303Rx	STM32F303Vx	STM32F303Zx
Operating temperature	Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C Junction temperature: - 40 to 125 °C		
Packages	LQFP64	LQFP100 WLCSP100 UFBGA100	LQFP144

^{1.} TIM1 and TIM8 are the two available advanced timers.

^{2.} This total number considers also the PWMs generated on the complementary output channels.

^{3.} The SPI interfaces works in an exclusive way in either the SPI mode or the I^2S audio mode.




Figure 1. STM32F303xD/E block diagram

1. AF: alternate function on I/O pins.



3 Functional overview

3.1 ARM[®] Cortex[®]-M4 core with FPU with embedded Flash and SRAM

The ARM® Cortex®-M4 processor with FPU is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM® Cortex®-M4 32-bit RISC processor with FPU features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allows efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F303xD/E family is compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the STM32F303xD/E family devices.

3.2 Memory protection unit (MPU)

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU manage up to 8 protection areas that are further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS detects it and takes action. In an RTOS environment, the kernel dynamically updates the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

All STM32F303xD/E devices feature 384/512 Kbyte of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).



3.4 Embedded SRAM

STM32F303xD/E devices feature 80 Kbytes of embedded SRAM with hardware parity check. The memory can be accessed in read/write at CPU clock speed with 0 wait states, allowing the CPU to achieve 90 Dhrystone MIPS at 72 MHz (when running code from the CCM (Core Coupled Memory) RAM).

- 16 Kbytes of CCM SRAM mapped on both instruction and data bus, used to execute critical routines or to access data (parity check on all of CCM SRAM).
- 64 Kbytes of SRAM mapped on the data bus (parity check on first 32 Kbytes of SRAM).

3.5 Boot modes

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART1 (PA9/PA10), USART2 (PA2/PA3) or USB (PA11/PA12) through DFU (device firmware upgrade).

3.6 Cyclic redundancy check (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

3.7 Power management

3.7.1 Power supply schemes

- V_{SS} , V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. It is provided externally through V_{DD} pins.
- V_{SSA} , V_{DDA} = 2.0 to 3.6 V: external analog power supply for ADC, DAC, comparators, operational amplifier, reset blocks, RCs and PLL. The minimum voltage to be applied to V_{DDA} differs from one analog peripheral to another. *Table 3* provides the summary of the V_{DDA} ranges for analog peripherals. The V_{DDA} voltage level must always be greater than or equal to the V_{DD} voltage level and must be provided first.

	0 11 0	
Analog peripheral	Minimum V _{DDA} supply	Maximum V _{DDA} supply
ADC/COMP	2.0 V	3.6 V
DAC/OPAMP	2.4 V	3.6 V

Table 3. External analog supply values for analog peripherals

 V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.7.2 Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, VPOR/PDR, without the need for an external reset circuit.

- The POR monitors only the V_{DD} supply voltage. During the startup phase it is required that V_{DDA} should arrive first and be greater than or equal to V_{DD}.
- The PDR monitors both the V_{DD} and V_{DDA} supply voltages, however the V_{DDA} power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that V_{DDA} is higher than or equal to V_{DD}.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it to the VPVD threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.7.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.



3.7.4 Low-power modes

The STM32F303xD/E supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and wake up the CPU when an interrupt/event occurs.

Stop mode

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the USB wakeup, the RTC alarm, COMPx, I2Cx or U(S)ARTx.

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin or an RTC alarm occurs.

Note: The RTC, the IWDG and the corresponding clock sources are not stopped by entering Stop or Standby mode.

3.8 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Table 4. STM32F303xD/E peripheral interconnect matrix

Interconnect source	Interconnect destination	Interconnect action
TIMx	TIMx	Timers synchronization or chaining
	ADCx DAC1	Conversion triggers
	DMA	Memory to memory transfer trigger
	Compx	Comparator output blanking
COMPx	TIMx	Timer input: OCREF_CLR input, input capture
ADCx	TIMx	Timer triggered by analog watchdog



Interconnect Interconnect source Interconnect action destination **GPIO RTCCLK** Clock source used as input channel for HSI and TIM16 HSE/32 LSI calibration MC0 CSS CPU (hard fault) TIM1, TIM8, TIM20 Timer break **COMPx** TIM15, 16, 17 **GPIO** TIMx External trigger, timer break **GPIO ADCx** Conversion external trigger DAC1 DAC1 **COMPx** Comparator inverting input

Table 4. STM32F303xD/E peripheral interconnect matrix (continued)

Note:

For more details about the interconnect actions, refer to the corresponding sections in the STM32F303xD/Ereference manual (RM0316).

3.9 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.






Figure 2. STM32F303xD/E clock tree

3.10 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence to avoid spurious writing to the I/Os registers.

Fast I/O handling allows I/O toggling up to 36 MHz.

3.11 Direct memory access (DMA)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA is used with the main peripherals: SPI, I²C, USART, general-purpose timers, DAC and ADC.

3.12 Flexible static memory controller (FSMC)

The flexible static memory controller (FSMC) includes two memory controllers:

- The NOR/PSRAM memory controller,
- The NAND/PC Card memory controller.

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM),
 - NOR Flash memory/OneNAND Flash memory,
 - PSRAM (four memory banks),
 - NAND Flash memory with ECC hardware to check up to 8 Kbyte of data.
 - 16-bit PC Card compatible devices.
- 8-,16-bit data bus width,
- Independent Chip Select control for each memory bank,
- Independent configuration for each memory bank,
- Write FIFO,
- LCD parallel interface.

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost



effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

3.13 Interrupts and events

3.13.1 Nested vectored interrupt controller (NVIC)

The STM32F303xD/E devices embed a nested vectored interrupt controller (NVIC) able to handle up to 73 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- · Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.14 Fast analog-to-digital converter (ADC)

Four fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6 bit, are embedded in the STM32F303xD/E family devices. The ADCs have up to 40 external channels. Some of the external channels are shared between ADC1&2 and between ADC3&4. The ADCs can perform conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs have also internal channels: Temperature sensor connected to ADC1 channel 16, VBAT/2 connected to ADC1 channel 17, Voltage reference VREFINT connected to the 4 ADCs channel 18, VREFOPAMP1 connected to ADC1 channel 15, VREFOPAMP2 connected to ADC2 channel 17, VREFOPAMP3 connected to ADC3 channel 17 and VREFOPAMP4 connected to ADC4 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller.

Three analog watchdogs are available per ADC.

The analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers and the advanced-control timers (TIM1, TIM8 and TIM20) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

3.14.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{SENSE} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

3.14.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC and Comparators. V_{REFINT} is internally connected to the ADCx_IN18, x=1...4 input channel. The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

3.14.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC1_IN17. As the V_{BAT} voltage may be higher than V_{DDA} , and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.14.4 OPAMP reference voltage (VREFOPAMP)

Every OPAMP reference voltage can be measured using a corresponding ADC internal channel: VREFOPAMP1 connected to ADC1 channel 15, VREFOPAMP2 connected to ADC2 channel 17, VREFOPAMP3 connected to ADC3 channel 17 and VREFOPAMP4 connected to ADC4 channel 17.

3.15 Digital-to-analog converter (DAC)

Two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Two DAC output channels
- 8-bit or 10-bit monotonic output

47/

- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability (for each channel)
- External triggers for conversion
- Input voltage reference VREF+

3.16 Operational amplifier (OPAMP)

The STM32F303xD/E embed four operational amplifiers with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8.2 MHz bandwidth
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain is programmed to be 2, 4, 8 or 16.

3.17 Ultra-fast comparators (COMP)

The STM32F303xD/E devices embed seven ultra-fast rail-to-rail comparators with programmable reference voltage (internal or external) and selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pin
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to *Table 23: Embedded internal reference voltage* for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers.

3.18 Timers and watchdogs

The STM32F303xD/E include three advanced control timers, up to six general-purpose timers, two basic timers, two watchdog timers and one SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.